a489d1951c
This converts existing DECLARE_OBJ_CHECKERS usage to OBJECT_DECLARE_TYPE when possible. $ ./scripts/codeconverter/converter.py -i \ --pattern=AddObjectDeclareType $(git grep -l '' -- '*.[ch]') Signed-off-by: Eduardo Habkost <ehabkost@redhat.com> Reviewed-by: Cédric Le Goater <clg@kaod.org> Acked-by: Paul Durrant <paul@xen.org> Message-Id: <20200916182519.415636-5-ehabkost@redhat.com> Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
136 lines
3.0 KiB
C
136 lines
3.0 KiB
C
/*
|
|
* ASPEED SoC family
|
|
*
|
|
* Andrew Jeffery <andrew@aj.id.au>
|
|
*
|
|
* Copyright 2016 IBM Corp.
|
|
*
|
|
* This code is licensed under the GPL version 2 or later. See
|
|
* the COPYING file in the top-level directory.
|
|
*/
|
|
|
|
#ifndef ASPEED_SOC_H
|
|
#define ASPEED_SOC_H
|
|
|
|
#include "hw/cpu/a15mpcore.h"
|
|
#include "hw/intc/aspeed_vic.h"
|
|
#include "hw/misc/aspeed_scu.h"
|
|
#include "hw/misc/aspeed_sdmc.h"
|
|
#include "hw/misc/aspeed_xdma.h"
|
|
#include "hw/timer/aspeed_timer.h"
|
|
#include "hw/rtc/aspeed_rtc.h"
|
|
#include "hw/i2c/aspeed_i2c.h"
|
|
#include "hw/ssi/aspeed_smc.h"
|
|
#include "hw/watchdog/wdt_aspeed.h"
|
|
#include "hw/net/ftgmac100.h"
|
|
#include "target/arm/cpu.h"
|
|
#include "hw/gpio/aspeed_gpio.h"
|
|
#include "hw/sd/aspeed_sdhci.h"
|
|
#include "hw/usb/hcd-ehci.h"
|
|
#include "qom/object.h"
|
|
|
|
#define ASPEED_SPIS_NUM 2
|
|
#define ASPEED_EHCIS_NUM 2
|
|
#define ASPEED_WDTS_NUM 4
|
|
#define ASPEED_CPUS_NUM 2
|
|
#define ASPEED_MACS_NUM 4
|
|
|
|
struct AspeedSoCState {
|
|
/*< private >*/
|
|
DeviceState parent;
|
|
|
|
/*< public >*/
|
|
ARMCPU cpu[ASPEED_CPUS_NUM];
|
|
A15MPPrivState a7mpcore;
|
|
MemoryRegion *dram_mr;
|
|
MemoryRegion sram;
|
|
AspeedVICState vic;
|
|
AspeedRtcState rtc;
|
|
AspeedTimerCtrlState timerctrl;
|
|
AspeedI2CState i2c;
|
|
AspeedSCUState scu;
|
|
AspeedXDMAState xdma;
|
|
AspeedSMCState fmc;
|
|
AspeedSMCState spi[ASPEED_SPIS_NUM];
|
|
EHCISysBusState ehci[ASPEED_EHCIS_NUM];
|
|
AspeedSDMCState sdmc;
|
|
AspeedWDTState wdt[ASPEED_WDTS_NUM];
|
|
FTGMAC100State ftgmac100[ASPEED_MACS_NUM];
|
|
AspeedMiiState mii[ASPEED_MACS_NUM];
|
|
AspeedGPIOState gpio;
|
|
AspeedGPIOState gpio_1_8v;
|
|
AspeedSDHCIState sdhci;
|
|
AspeedSDHCIState emmc;
|
|
};
|
|
|
|
#define TYPE_ASPEED_SOC "aspeed-soc"
|
|
OBJECT_DECLARE_TYPE(AspeedSoCState, AspeedSoCClass, ASPEED_SOC)
|
|
|
|
struct AspeedSoCClass {
|
|
DeviceClass parent_class;
|
|
|
|
const char *name;
|
|
const char *cpu_type;
|
|
uint32_t silicon_rev;
|
|
uint64_t sram_size;
|
|
int spis_num;
|
|
int ehcis_num;
|
|
int wdts_num;
|
|
int macs_num;
|
|
const int *irqmap;
|
|
const hwaddr *memmap;
|
|
uint32_t num_cpus;
|
|
};
|
|
|
|
|
|
enum {
|
|
ASPEED_DEV_IOMEM,
|
|
ASPEED_DEV_UART1,
|
|
ASPEED_DEV_UART2,
|
|
ASPEED_DEV_UART3,
|
|
ASPEED_DEV_UART4,
|
|
ASPEED_DEV_UART5,
|
|
ASPEED_DEV_VUART,
|
|
ASPEED_DEV_FMC,
|
|
ASPEED_DEV_SPI1,
|
|
ASPEED_DEV_SPI2,
|
|
ASPEED_DEV_EHCI1,
|
|
ASPEED_DEV_EHCI2,
|
|
ASPEED_DEV_VIC,
|
|
ASPEED_DEV_SDMC,
|
|
ASPEED_DEV_SCU,
|
|
ASPEED_DEV_ADC,
|
|
ASPEED_DEV_VIDEO,
|
|
ASPEED_DEV_SRAM,
|
|
ASPEED_DEV_SDHCI,
|
|
ASPEED_DEV_GPIO,
|
|
ASPEED_DEV_GPIO_1_8V,
|
|
ASPEED_DEV_RTC,
|
|
ASPEED_DEV_TIMER1,
|
|
ASPEED_DEV_TIMER2,
|
|
ASPEED_DEV_TIMER3,
|
|
ASPEED_DEV_TIMER4,
|
|
ASPEED_DEV_TIMER5,
|
|
ASPEED_DEV_TIMER6,
|
|
ASPEED_DEV_TIMER7,
|
|
ASPEED_DEV_TIMER8,
|
|
ASPEED_DEV_WDT,
|
|
ASPEED_DEV_PWM,
|
|
ASPEED_DEV_LPC,
|
|
ASPEED_DEV_IBT,
|
|
ASPEED_DEV_I2C,
|
|
ASPEED_DEV_ETH1,
|
|
ASPEED_DEV_ETH2,
|
|
ASPEED_DEV_ETH3,
|
|
ASPEED_DEV_ETH4,
|
|
ASPEED_DEV_MII1,
|
|
ASPEED_DEV_MII2,
|
|
ASPEED_DEV_MII3,
|
|
ASPEED_DEV_MII4,
|
|
ASPEED_DEV_SDRAM,
|
|
ASPEED_DEV_XDMA,
|
|
ASPEED_DEV_EMMC,
|
|
};
|
|
|
|
#endif /* ASPEED_SOC_H */
|