2006-11-14 22:53:59 +01:00
|
|
|
/* Target-dependent code for the Xtensa port of GDB, the GNU debugger.
|
|
|
|
|
|
2007-01-09 18:59:20 +01:00
|
|
|
Copyright (C) 2003, 2005, 2006, 2007 Free Software Foundation, Inc.
|
2006-11-14 22:53:59 +01:00
|
|
|
|
|
|
|
|
This file is part of GDB.
|
|
|
|
|
|
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
|
the Free Software Foundation; either version 2 of the License, or
|
|
|
|
|
(at your option) any later version.
|
|
|
|
|
|
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
GNU General Public License for more details.
|
|
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
|
|
|
along with this program; if not, write to the Free Software
|
|
|
|
|
Foundation, Inc., 51 Franklin Street, Fifth Floor,
|
|
|
|
|
Boston, MA 02110-1301, USA. */
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* XTENSA_TDEP_VERSION can/should be changed along with XTENSA_CONFIG_VERSION
|
|
|
|
|
whenever the "tdep" structure changes in an incompatible way. */
|
|
|
|
|
|
|
|
|
|
#define XTENSA_TDEP_VERSION 0x60
|
|
|
|
|
|
|
|
|
|
/* Xtensa register type. */
|
|
|
|
|
|
|
|
|
|
typedef enum
|
|
|
|
|
{
|
|
|
|
|
xtRegisterTypeArRegfile = 1, /* Register File ar0..arXX. */
|
|
|
|
|
xtRegisterTypeSpecialReg, /* CPU states, such as PS, Booleans, (rsr). */
|
|
|
|
|
xtRegisterTypeUserReg, /* User defined registers (rur). */
|
|
|
|
|
xtRegisterTypeTieRegfile, /* User define register files. */
|
|
|
|
|
xtRegisterTypeTieState, /* TIE States (mapped on user regs). */
|
|
|
|
|
xtRegisterTypeMapped, /* Mapped on Special Registers. */
|
|
|
|
|
xtRegisterTypeUnmapped, /* Special case of masked registers. */
|
|
|
|
|
xtRegisterTypeWindow, /* Live window registers (a0..a15). */
|
|
|
|
|
xtRegisterTypeVirtual, /* PC, FP. */
|
|
|
|
|
xtRegisterTypeUnknown
|
|
|
|
|
} xtensa_register_type_t;
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Xtensa register group. */
|
|
|
|
|
|
2007-08-09 01:22:18 +02:00
|
|
|
#define XTENSA_MAX_COPROCESSOR 0x08 /* Number of Xtensa coprocessors. */
|
|
|
|
|
|
2006-11-14 22:53:59 +01:00
|
|
|
typedef enum
|
|
|
|
|
{
|
|
|
|
|
xtRegisterGroupUnknown = 0,
|
|
|
|
|
xtRegisterGroupRegFile = 0x0001, /* Register files without ARx. */
|
|
|
|
|
xtRegisterGroupAddrReg = 0x0002, /* ARx. */
|
|
|
|
|
xtRegisterGroupSpecialReg = 0x0004, /* SRxx. */
|
|
|
|
|
xtRegisterGroupUserReg = 0x0008, /* URxx. */
|
|
|
|
|
xtRegisterGroupState = 0x0010, /* States. */
|
|
|
|
|
|
|
|
|
|
xtRegisterGroupGeneral = 0x0100, /* General registers, Ax, SR. */
|
|
|
|
|
xtRegisterGroupUser = 0x0200, /* User registers. */
|
|
|
|
|
xtRegisterGroupFloat = 0x0400, /* Floating Point. */
|
|
|
|
|
xtRegisterGroupVectra = 0x0800, /* Vectra. */
|
|
|
|
|
xtRegisterGroupSystem = 0x1000, /* System. */
|
2007-08-09 01:22:18 +02:00
|
|
|
|
|
|
|
|
xtRegisterGroupCP0 = 0x01000000, /* CP0. */
|
|
|
|
|
xtRegisterGroupCP1 = 0x02000000, /* CP1. */
|
|
|
|
|
xtRegisterGroupCP2 = 0x04000000, /* CP2. */
|
|
|
|
|
xtRegisterGroupCP3 = 0x08000000, /* CP3. */
|
|
|
|
|
xtRegisterGroupCP4 = 0x10000000, /* CP4. */
|
|
|
|
|
xtRegisterGroupCP5 = 0x20000000, /* CP5. */
|
|
|
|
|
xtRegisterGroupCP6 = 0x40000000, /* CP6. */
|
|
|
|
|
xtRegisterGroupCP7 = 0x80000000, /* CP7. */
|
|
|
|
|
|
2006-11-14 22:53:59 +01:00
|
|
|
} xtensa_register_group_t;
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Xtensa target flags. */
|
|
|
|
|
|
|
|
|
|
typedef enum
|
|
|
|
|
{
|
|
|
|
|
xtTargetFlagsNonVisibleRegs = 0x0001,
|
|
|
|
|
xtTargetFlagsUseFetchStore = 0x0002,
|
|
|
|
|
} xtensa_target_flags_t;
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Xtensa ELF core file register set representation ('.reg' section).
|
|
|
|
|
Copied from target-side ELF header <xtensa/elf.h>. */
|
|
|
|
|
|
|
|
|
|
typedef unsigned long xtensa_elf_greg_t;
|
|
|
|
|
|
|
|
|
|
typedef struct
|
|
|
|
|
{
|
|
|
|
|
xtensa_elf_greg_t xchal_config_id0;
|
|
|
|
|
xtensa_elf_greg_t xchal_config_id1;
|
|
|
|
|
xtensa_elf_greg_t cpux;
|
|
|
|
|
xtensa_elf_greg_t cpuy;
|
|
|
|
|
xtensa_elf_greg_t pc;
|
|
|
|
|
xtensa_elf_greg_t ps;
|
|
|
|
|
xtensa_elf_greg_t exccause;
|
|
|
|
|
xtensa_elf_greg_t excvaddr;
|
|
|
|
|
xtensa_elf_greg_t windowbase;
|
|
|
|
|
xtensa_elf_greg_t windowstart;
|
|
|
|
|
xtensa_elf_greg_t lbeg;
|
|
|
|
|
xtensa_elf_greg_t lend;
|
|
|
|
|
xtensa_elf_greg_t lcount;
|
|
|
|
|
xtensa_elf_greg_t sar;
|
|
|
|
|
xtensa_elf_greg_t syscall;
|
|
|
|
|
xtensa_elf_greg_t ar[0]; /* variable size (per config). */
|
|
|
|
|
} xtensa_elf_gregset_t;
|
|
|
|
|
|
|
|
|
|
#define SIZEOF_GREGSET (sizeof (xtensa_elf_gregset_t) + NUM_AREGS * 4)
|
|
|
|
|
#define XTENSA_ELF_NGREG (SIZEOF_GREGSET / sizeof(xtensa_elf_greg_t))
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Mask. */
|
|
|
|
|
|
* xtensa-tdep.h (xtensa_reg_mask_t): New.
(xtensa_mask_t): Change mask field to be a separate array.
* xtensa-tdep.c (extract_call_winsize, xtensa_pseudo_register_read)
(xtensa_pseudo_register_write, xtensa_unwind_pc)
(xtensa_unwind_dummy_id, xtensa_push_dummy_call)
(xtensa_breakpoint_from_pc): Remove implicit type casting.
* xtensa-config.c (mask0, mask1, mask2, mask3, mask4, mask5)
(mask6, mask7, mask8, mask9, mask10, mask11, mask12, mask13)
(mask14, mask15): Rename to
(xtensa_mask0, xtensa_mask1, xtensa_mask2, xtensa_mask3)
(xtensa_mask4, xtensa_mask5, xtensa_mask6, xtensa_mask7)
(xtensa_mask8, xtensa_mask9, xtensa_mask10, xtensa_mask11)
(xtensa_mask12, xtensa_mask13, xtensa_mask14, xtensa_mask15): this.
(xtensa_submask0, xtensa_submask1, xtensa_submask2, xtensa_submask3)
(xtensa_submask4, xtensa_submask5, xtensa_submask6, xtensa_submask7)
(xtensa_submask8, xtensa_submask9, xtensa_submask10)
(xtensa_submask11, xtensa_submask12, xtensa_submask13)
(xtensa_submask14, xtensa_submask15): New.
(rmap): Follow strict aliasing rules doing static initialization.
2007-02-15 20:51:59 +01:00
|
|
|
typedef struct
|
|
|
|
|
{
|
|
|
|
|
int reg_num;
|
|
|
|
|
int bit_start;
|
|
|
|
|
int bit_size;
|
|
|
|
|
} xtensa_reg_mask_t;
|
|
|
|
|
|
2006-11-14 22:53:59 +01:00
|
|
|
typedef struct
|
|
|
|
|
{
|
|
|
|
|
int count;
|
* xtensa-tdep.h (xtensa_reg_mask_t): New.
(xtensa_mask_t): Change mask field to be a separate array.
* xtensa-tdep.c (extract_call_winsize, xtensa_pseudo_register_read)
(xtensa_pseudo_register_write, xtensa_unwind_pc)
(xtensa_unwind_dummy_id, xtensa_push_dummy_call)
(xtensa_breakpoint_from_pc): Remove implicit type casting.
* xtensa-config.c (mask0, mask1, mask2, mask3, mask4, mask5)
(mask6, mask7, mask8, mask9, mask10, mask11, mask12, mask13)
(mask14, mask15): Rename to
(xtensa_mask0, xtensa_mask1, xtensa_mask2, xtensa_mask3)
(xtensa_mask4, xtensa_mask5, xtensa_mask6, xtensa_mask7)
(xtensa_mask8, xtensa_mask9, xtensa_mask10, xtensa_mask11)
(xtensa_mask12, xtensa_mask13, xtensa_mask14, xtensa_mask15): this.
(xtensa_submask0, xtensa_submask1, xtensa_submask2, xtensa_submask3)
(xtensa_submask4, xtensa_submask5, xtensa_submask6, xtensa_submask7)
(xtensa_submask8, xtensa_submask9, xtensa_submask10)
(xtensa_submask11, xtensa_submask12, xtensa_submask13)
(xtensa_submask14, xtensa_submask15): New.
(rmap): Follow strict aliasing rules doing static initialization.
2007-02-15 20:51:59 +01:00
|
|
|
xtensa_reg_mask_t *mask;
|
2006-11-14 22:53:59 +01:00
|
|
|
} xtensa_mask_t;
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Xtensa register representation. */
|
|
|
|
|
|
|
|
|
|
typedef struct
|
|
|
|
|
{
|
|
|
|
|
char* name; /* Register name. */
|
|
|
|
|
int offset; /* Offset. */
|
|
|
|
|
xtensa_register_type_t type; /* Register type. */
|
|
|
|
|
xtensa_register_group_t group;/* Register group. */
|
|
|
|
|
struct type* ctype; /* C-type. */
|
|
|
|
|
int bit_size; /* The actual bit size in the target. */
|
|
|
|
|
int byte_size; /* Actual space allocated in registers[]. */
|
|
|
|
|
int align; /* Alignment for this register. */
|
|
|
|
|
|
|
|
|
|
unsigned int target_number; /* Register target number. */
|
|
|
|
|
|
|
|
|
|
int flags; /* Flags. */
|
|
|
|
|
|
|
|
|
|
const xtensa_mask_t *mask; /* Register is a compilation of other regs. */
|
|
|
|
|
const char *fetch; /* Instruction sequence to fetch register. */
|
|
|
|
|
const char *store; /* Instruction sequence to store register. */
|
|
|
|
|
} xtensa_register_t;
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define XTENSA_REGISTER_FLAGS_PRIVILEDGED 0x0001
|
|
|
|
|
#define XTENSA_REGISTER_FLAGS_READABLE 0x0002
|
|
|
|
|
#define XTENSA_REGISTER_FLAGS_WRITABLE 0x0004
|
|
|
|
|
#define XTENSA_REGISTER_FLAGS_VOLATILE 0x0008
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Call-ABI for stack frame. */
|
|
|
|
|
|
|
|
|
|
typedef enum
|
|
|
|
|
{
|
|
|
|
|
CallAbiDefault = 0, /* Any 'callX' instructions; default stack. */
|
|
|
|
|
CallAbiCall0Only, /* Only 'call0' instructions; flat stack. */
|
|
|
|
|
} call_abi_t;
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Xtensa-specific target dependencies. */
|
|
|
|
|
|
|
|
|
|
struct gdbarch_tdep
|
|
|
|
|
{
|
|
|
|
|
unsigned int target_flags;
|
|
|
|
|
|
|
|
|
|
/* Spill location for TIE register files under ocd. */
|
|
|
|
|
|
|
|
|
|
unsigned int spill_location;
|
|
|
|
|
unsigned int spill_size;
|
|
|
|
|
|
|
|
|
|
char *unused; /* Placeholder for compatibility. */
|
|
|
|
|
call_abi_t call_abi; /* Calling convention. */
|
|
|
|
|
|
|
|
|
|
/* CPU configuration. */
|
|
|
|
|
|
|
|
|
|
unsigned int debug_interrupt_level;
|
|
|
|
|
|
|
|
|
|
unsigned int icache_line_bytes;
|
|
|
|
|
unsigned int dcache_line_bytes;
|
|
|
|
|
unsigned int dcache_writeback;
|
|
|
|
|
|
|
|
|
|
unsigned int isa_use_windowed_registers;
|
|
|
|
|
unsigned int isa_use_density_instructions;
|
|
|
|
|
unsigned int isa_use_exceptions;
|
|
|
|
|
unsigned int isa_use_ext_l32r;
|
|
|
|
|
unsigned int isa_max_insn_size; /* Maximum instruction length. */
|
|
|
|
|
unsigned int debug_num_ibreaks; /* Number of IBREAKs. */
|
|
|
|
|
unsigned int debug_num_dbreaks;
|
|
|
|
|
|
|
|
|
|
/* Register map. */
|
|
|
|
|
|
|
|
|
|
xtensa_register_t* regmap;
|
|
|
|
|
|
|
|
|
|
unsigned int num_regs; /* Number of registers in regmap. */
|
|
|
|
|
unsigned int num_pseudo_regs; /* Number of pseudo registers. */
|
|
|
|
|
unsigned int num_aregs; /* Size of register file. */
|
|
|
|
|
unsigned int num_contexts;
|
|
|
|
|
|
|
|
|
|
int ar_base; /* Register number for AR0. */
|
|
|
|
|
int a0_base; /* Register number for A0 (pseudo). */
|
|
|
|
|
int wb_regnum; /* Register number for WB. */
|
|
|
|
|
int ws_regnum; /* Register number for WS. */
|
|
|
|
|
int pc_regnum; /* Register number for PC. */
|
|
|
|
|
int ps_regnum; /* Register number for PS. */
|
|
|
|
|
int lbeg_regnum; /* Register numbers for count regs. */
|
|
|
|
|
int lend_regnum;
|
|
|
|
|
int lcount_regnum;
|
|
|
|
|
int sar_regnum; /* Register number of SAR. */
|
|
|
|
|
int litbase_regnum; /* Register number of LITBASE. */
|
|
|
|
|
|
|
|
|
|
int interrupt_regnum; /* Register number for interrupt. */
|
|
|
|
|
int interrupt2_regnum; /* Register number for interrupt2. */
|
|
|
|
|
int cpenable_regnum; /* Register number for cpenable. */
|
|
|
|
|
int debugcause_regnum; /* Register number for debugcause. */
|
|
|
|
|
int exccause_regnum; /* Register number for exccause. */
|
|
|
|
|
int excvaddr_regnum; /* Register number for excvaddr. */
|
|
|
|
|
|
|
|
|
|
int max_register_raw_size;
|
|
|
|
|
int max_register_virtual_size;
|
|
|
|
|
unsigned long *fp_layout; /* Layout of custom/TIE regs in 'FP' area. */
|
|
|
|
|
unsigned int fp_layout_bytes; /* Size of layout information (in bytes). */
|
|
|
|
|
unsigned long *gregmap;
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Define macros to access some of the gdbarch entries. */
|
|
|
|
|
#define XTENSA_TARGET_FLAGS \
|
|
|
|
|
(gdbarch_tdep (current_gdbarch)->target_flags)
|
|
|
|
|
#define SPILL_LOCATION \
|
|
|
|
|
(gdbarch_tdep (current_gdbarch)->spill_location)
|
|
|
|
|
#define SPILL_SIZE \
|
|
|
|
|
(gdbarch_tdep (current_gdbarch)->spill_size)
|
|
|
|
|
#define CALL_ABI \
|
|
|
|
|
(gdbarch_tdep (current_gdbarch)->call_abi)
|
|
|
|
|
#define ISA_USE_WINDOWED_REGISTERS \
|
|
|
|
|
(gdbarch_tdep (current_gdbarch)->isa_use_windowed_registers)
|
|
|
|
|
#define ISA_USE_DENSITY_INSTRUCTIONS \
|
|
|
|
|
(gdbarch_tdep (current_gdbarch)->isa_use_density_instructions)
|
|
|
|
|
#define ISA_USE_EXCEPTIONS \
|
|
|
|
|
(gdbarch_tdep (current_gdbarch)->isa_use_exceptions)
|
|
|
|
|
#define ISA_USE_EXT_L32R \
|
|
|
|
|
(gdbarch_tdep (current_gdbarch)->isa_use_ext_l32r)
|
|
|
|
|
#define DEBUG_DATA_VADDR_TRAP_COUNT \
|
|
|
|
|
(gdbarch_tdep (current_gdbarch)->debug_data_vaddr_trap_count)
|
|
|
|
|
#define DEBUG_INST_VADDR_TRAP_COUNT \
|
|
|
|
|
(gdbarch_tdep (current_gdbarch)->debug_inst_vaddr_trap_count)
|
|
|
|
|
#define ISA_MAX_INSN_SIZE \
|
|
|
|
|
(gdbarch_tdep (current_gdbarch)->isa_max_insn_size)
|
|
|
|
|
#define DEBUG_NUM_IBREAKS \
|
|
|
|
|
(gdbarch_tdep (current_gdbarch)->debug_num_ibreaks)
|
|
|
|
|
#define DEBUG_NUM_DBREAKS \
|
|
|
|
|
(gdbarch_tdep (current_gdbarch)->debug_num_dbreaks)
|
|
|
|
|
|
|
|
|
|
#define NUM_AREGS (gdbarch_tdep (current_gdbarch)->num_aregs)
|
|
|
|
|
#define WB_REGNUM (gdbarch_tdep (current_gdbarch)->wb_regnum)
|
|
|
|
|
#define WS_REGNUM (gdbarch_tdep (current_gdbarch)->ws_regnum)
|
|
|
|
|
#define LBEG_REGNUM (gdbarch_tdep (current_gdbarch)->lbeg_regnum)
|
|
|
|
|
#define LEND_REGNUM (gdbarch_tdep (current_gdbarch)->lend_regnum)
|
|
|
|
|
#define LCOUNT_REGNUM (gdbarch_tdep (current_gdbarch)->lcount_regnum)
|
|
|
|
|
#define SAR_REGNUM (gdbarch_tdep (current_gdbarch)->sar_regnum)
|
|
|
|
|
#define REGMAP (gdbarch_tdep (current_gdbarch)->regmap)
|
|
|
|
|
|
|
|
|
|
#define LITBASE_REGNUM (gdbarch_tdep (current_gdbarch)->litbase_regnum)
|
|
|
|
|
#define DEBUGCAUSE_REGNUM (gdbarch_tdep (current_gdbarch)->debugcause_regnum)
|
|
|
|
|
#define EXCCAUSE_REGNUM (gdbarch_tdep (current_gdbarch)->exccause_regnum)
|
|
|
|
|
#define EXCVADDR_REGNUM (gdbarch_tdep (current_gdbarch)->excvaddr_regnum)
|
|
|
|
|
#define NUM_IBREAKS (gdbarch_tdep (current_gdbarch)->num_ibreaks)
|
|
|
|
|
#define REGMAP_BYTES (gdbarch_tdep (current_gdbarch)->regmap_bytes)
|
|
|
|
|
#define A0_BASE (gdbarch_tdep (current_gdbarch)->a0_base)
|
|
|
|
|
#define AR_BASE (gdbarch_tdep (current_gdbarch)->ar_base)
|
2007-05-31 Markus Deuling <deuling@de.ibm.com>
* gdbarch.sh (NUM_REGS): Replace by gdbarch_num_regs.
* i386-tdep.c (i386_dbx_reg_to_regnum)
(i386_svr4_reg_to_regnum): Likewise.
* inf-ptrace.c (inf_ptrace_fetch_registers)
(inf_ptrace_store_registers): Likewise.
* corelow.c (get_core_registers): Likewise.
* i386-linux-nat.c (supply_gregset, fill_gregset)
(i386_linux_fetch_inferior_registers)
(i386_linux_store_inferior_registers): Likewise.
* remote.c (init_remote_state,packet_reg_from_regnum)
(packet_reg_from_pnum,process_g_packet,remote_fetch_registers)
(remote_prepare_to_store,store_registers_using_G)
(remote_store_registers,remote_arch_state): Likewise.
* tracepoint.c (encode_actions): Likewise.
* mi/mi-main.c (mi_cmd_data_list_register_names)
(mi_cmd_data_list_changed_registers,mi_cmd_data_list_register_values)
(mi_cmd_data_write_register_values): Likewise.
* tui/tui-regs.c (tui_show_register_group)
(tui_show_register_group): Likewise.
* xtensa-tdep.h (FP_ALIAS): Likewise.
* xtensa-tdep.c (xtensa_register_name,xtensa_register_type)
(xtensa_reg_to_regnum,xtensa_pseudo_register_read)
(xtensa_pseudo_register_write,xtensa_register_reggroup_p): Likewise.
* win32-nat.c (do_win32_fetch_inferior_registers)
(do_win32_store_inferior_registers,fetch_elf_core_registers
* user-regs.h: Likewise (comment).
* user-regs.c (user_reg, user_reg_map_name_to_regnum): Likewise.
* trad-frame.c (trad_frame_alloc_saved_regs): Likewise.
* target-descriptions.h: Likewise (comment).
* target-descriptions.c (tdesc_use_registers): Likewise (comment).
* target.c (debug_print_register): Likewise.
* stack.c (frame_info): Likewise.
* stabsread.c (define_symbol): Likewise.
* sh64-tdep.c (sh64_do_pseudo_register,sh64_print_register)
(sh64_media_print_registers_info)
(sh64_compact_print_registers_info): Likewise.
* rs6000-tdep.c (rs6000_register_sim_regno): Likewise.
* rs6000-nat.c (fetch_register,store_register): Likewise.
* remote-sim.c (one2one_register_sim_regno,gdbsim_fetch_register)
(gdbsim_fetch_register,gdbsim_store_register): Likewise.
* remote-mips.c (mips_fetch_registers,mips_store_registers): Likewise.
* remote-m32r-sdi.c (m32r_fetch_registers)
(m32r_store_registers): Likewise.
* reggroups.c (default_register_reggroup_p): Likewise.
* regcache.c (init_regcache_descr,register_size,regcache,regcache_save)
(regcache_restore,regcache_dump): Likewise.
* monitor.c (monitor_fetch_registers,monitor_store_registers): Likewise.
* mips-tdep.c (mips_xfer_register,mips_register_name)
(mips_register_reggroup_p,mips_pseudo_register_read)
(mips_pseudo_register_write,mips_convert_register_p,mips_register_type)
(mips_unwind_pc,mips_unwind_sp,mips_unwind_dummy_id,set_reg_offset)
(mips16_scan_prologue,mips_insn16_frame_cache,reset_saved_regs)
(mips32_scan_prologue,mips_insn32_frame_cache,read_next_frame_reg)
(mips_n32n64_return_value,mips_o32_return_value,mips_o64_return_value)
(print_gp_register_row,mips_print_registers_info)
(mips_stab_reg_to_regnum,mips_dwarf_dwarf2_ecoff_reg_to_regnum)
(mips_register_sim_regno): Likewise.
* mips-linux-tdep.c (mips_linux_o32_sigframe_init)
(mips_linux_n32n64_sigframe_init): Likewise.
* mips-linux-nat.c (mips_linux_register_addr)
(mips64_linux_register_addr): Likewise.
* findvar.c (value_of_register): Likewise.
* infcmd.c (default_print_registers_info,registers_info)
(print_vector_info,print_float_info): Likewise.
* mips64obsd-tdep.c (mips64obsd_sigframe_init): Likewise.
* inf-child.c (inf_child_fetch_inferior_registers): Likewise.
* m68k-tdep.c (m68k_dwarf_reg_to_regnum): Likewise.
* m68hc11-tdep.c (m68hc11_frame_unwind_cache(: Likewise.
* m32r-tdep.c (m32r_frame_unwind_cache): Likewise.
* ia64-linux-nat.c (ia64_register_addr,ia64_cannot_fetch_register)
(ia64_cannot_store_register,ia64_linux_fetch_registers)
(ia64_linux_store_registers): Likewise.
* hpux-thread.c (hpux_thread_fetch_registers)
(hpux_thread_store_registers): Likewise.
* h8300-tdep.c (E_PSEUDO_CCR_REGNUM,E_PSEUDO_EXR_REGNUM)
(h8300_init_frame_cache,h8300_frame_cache,h8300_frame_prev_register)
(h8300_register_type): Likewise.
* dwarf2-frame.c (dwarf2_frame_cache)
(dwarf2_frame_state_alloc_regs): Likewise.
* cris-tdep.c (cris_register_size,cris_cannot_fetch_register)
(cris_cannot_store_register,crisv32_cannot_fetch_register)
(crisv32_cannot_store_register,cris_register_name): Likewise.
* avr-tdep.c (avr_frame_unwind_cache): Likewise.
* arch-utils.c (legacy_register_sim_regno)
(legacy_virtual_frame_pointer): Likewise.
* arm-tdep.c (arm_make_prologue_cache,arm_register_sim_regno):Likewise.
* arm-tdep.h: Likewise (comment).
* frv-tdep.c (frv_register_sim_regno): Likewise.
* m68klinux-nat.c (old_fetch_inferior_registers)
(old_store_inferior_registers): Likewise.
* m32c-tdep.c (m32c_virtual_frame_pointer): Likewise.
* irix5-nat.c (fetch_core_registers): Likewise.
* hppa-tdep.c (hppa_frame_cache): Likewise.
* hppa-linux-nat.c (hppa_linux_register_addr)
(hppa_linux_fetch_inferior_registers)
(hppa_linux_store_inferior_registers): Likewise.
* hppa-hpux-nat.c (hppa_hpux_fetch_inferior_registers)
(hppa_hpux_store_inferior_registers): Likewise.
* amd64-nat.c (amd64_native_gregset_reg_offset)
(amd64_supply_native_gregset,amd64_collect_native_gregset): Likewise.
* dbug-rom.c (dbug_regname): Likewise.
* m68hc11-tdep.c (m68hc11_frame_unwind_cache)
(HARD_PAGE_REGNUM (comment)): Likewise.
* gdbarch.sh (NUM_PSEUDO_REGS): Replace by gdbarch_num_pseudo_regs.
* i386-tdep.c (i386_dbx_reg_to_regnum)
(i386_svr4_reg_to_regnum): Likewise.
* mi/mi-main.c (mi_cmd_data_list_register_names)
(mi_cmd_data_list_changed_registers,mi_cmd_data_list_register_values)
(mi_cmd_data_write_register_values): Likewise.
* gdbarch.c, gdbarch.h: Regenerate.
* tui/tui-regs.c (tui_show_register_group): Likewise.
* xtensa-tdep.h (FP_ALIAS): Likewise.
* user-regs.h: Likewise (comment).
* user-regs.c (user_reg, user_reg_map_name_to_regnum): Likewise.
* trad-frame.c (trad_frame_alloc_saved_regs): Likewise.
* target-descriptions.h: Likewise (comment).
* target.c (debug_print_register): Likewise.
* stack.c (frame_info): Likewise.
* stabsread.c (define_symbol): Likewise.
* sh64-tdep.c (sh64_print_register,sh64_media_print_registers_info)
(sh64_compact_print_registers_info): Likewise.
* rs6000-tdep.c (rs6000_register_sim_regno): Likewise.
* regcache.c (init_regcache_descr,register_size,regcache,regcache_save
(regcache_restore,regcache_dump): Likewise.
* mips-tdep.c (print_gp_register_row,mips_print_registers_info)
(mips_dwarf_dwarf2_ecoff_reg_to_regnum)
(mips_stab_reg_to_regnum): Likewise.
* findvar.c (value_of_register): Likewise.
* infcmd.c (default_print_registers_info,registers_info)
(print_vector_info,print_float_info): Likewise.
* m68k-tdep.c (m68k_dwarf_reg_to_regnum): Likewise.
* h8300-tdep.c (h8300_register_type): Likewise.
* dwarf2-frame.c (dwarf2_frame_cache): Likewise.
* frame.h (SIZEOF_FRAME_SAVED_REGS): Likewise.
* xtensa-tdep.c (xtensa_register_type,xtensa_reg_to_regnum)
(xtensa_pseudo_register_read,xtensa_pseudo_register_write): Likewise.
* parse.c: Remove comment.
* gdbarch.c, gdbarch.h: Regenerate
2007-05-31 19:32:22 +02:00
|
|
|
#define FP_ALIAS \
|
|
|
|
|
(gdbarch_num_regs (current_gdbarch) \
|
|
|
|
|
+ gdbarch_num_pseudo_regs (current_gdbarch))
|
2006-11-14 22:53:59 +01:00
|
|
|
#define CALL_ABI (gdbarch_tdep (current_gdbarch)->call_abi)
|
|
|
|
|
#define NUM_CONTEXTS (gdbarch_tdep (current_gdbarch)->num_contexts)
|
|
|
|
|
|
|
|
|
|
#define FP_LAYOUT (gdbarch_tdep (current_gdbarch)->fp_layout)
|
|
|
|
|
#define FP_LAYOUT_BYTES (gdbarch_tdep (current_gdbarch)->fp_layout_bytes)
|
|
|
|
|
#define GREGMAP (gdbarch_tdep (current_gdbarch)->gregmap)
|
|
|
|
|
|
|
|
|
|
#define AREGS_MASK (NUM_AREGS - 1)
|
|
|
|
|
#define WB_MASK (AREGS_MASK >> 2)
|
|
|
|
|
#define WB_SHIFT 2
|
|
|
|
|
|
|
|
|
|
/* We assign fixed numbers to the registers of the "current" window
|
|
|
|
|
(i.e., relative to WB). The registers get remapped via the reg_map
|
|
|
|
|
data structure to their corresponding register in the AR register
|
|
|
|
|
file (see xtensa-tdep.c). */
|
|
|
|
|
|
|
|
|
|
#define A0_REGNUM (A0_BASE + 0)
|
|
|
|
|
#define A1_REGNUM (A0_BASE + 1)
|
|
|
|
|
#define A2_REGNUM (A0_BASE + 2)
|
|
|
|
|
#define A3_REGNUM (A0_BASE + 3)
|
|
|
|
|
#define A4_REGNUM (A0_BASE + 4)
|
|
|
|
|
#define A5_REGNUM (A0_BASE + 5)
|
|
|
|
|
#define A6_REGNUM (A0_BASE + 6)
|
|
|
|
|
#define A7_REGNUM (A0_BASE + 7)
|
|
|
|
|
#define A8_REGNUM (A0_BASE + 8)
|
|
|
|
|
#define A9_REGNUM (A0_BASE + 9)
|
|
|
|
|
#define A10_REGNUM (A0_BASE + 10)
|
|
|
|
|
#define A11_REGNUM (A0_BASE + 11)
|
|
|
|
|
#define A12_REGNUM (A0_BASE + 12)
|
|
|
|
|
#define A13_REGNUM (A0_BASE + 13)
|
|
|
|
|
#define A14_REGNUM (A0_BASE + 14)
|
|
|
|
|
#define A15_REGNUM (A0_BASE + 15)
|
|
|
|
|
|
