2007-09-09 03:22:57 +02:00
|
|
|
/* This file is automatically generated by i386-gen. Do not edit! */
|
|
|
|
/* Copyright 2007 Free Software Foundation, Inc.
|
|
|
|
|
|
|
|
This file is part of the GNU opcodes library.
|
|
|
|
|
|
|
|
This library is free software; you can redistribute it and/or modify
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
the Free Software Foundation; either version 3, or (at your option)
|
|
|
|
any later version.
|
|
|
|
|
|
|
|
It is distributed in the hope that it will be useful, but WITHOUT
|
|
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
|
|
|
or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
|
|
|
|
License for more details.
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
|
|
along with this program; if not, write to the Free Software
|
|
|
|
Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
|
|
|
|
MA 02110-1301, USA. */
|
|
|
|
|
|
|
|
#define CPU_UNKNOWN_FLAGS \
|
|
|
|
{ { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
|
2007-12-28 17:04:41 +01:00
|
|
|
1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_GENERIC32_FLAGS \
|
|
|
|
{ { 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_GENERIC64_FLAGS \
|
|
|
|
{ { 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_NONE_FLAGS \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_I186_FLAGS \
|
|
|
|
{ { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_I286_FLAGS \
|
|
|
|
{ { 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_I386_FLAGS \
|
|
|
|
{ { 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_I486_FLAGS \
|
|
|
|
{ { 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_I586_FLAGS \
|
|
|
|
{ { 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_I686_FLAGS \
|
|
|
|
{ { 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_P2_FLAGS \
|
|
|
|
{ { 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_P3_FLAGS \
|
|
|
|
{ { 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_P4_FLAGS \
|
|
|
|
{ { 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_NOCONA_FLAGS \
|
|
|
|
{ { 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_CORE_FLAGS \
|
|
|
|
{ { 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_CORE2_FLAGS \
|
2007-10-05 21:04:06 +02:00
|
|
|
{ { 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_K6_FLAGS \
|
|
|
|
{ { 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_K6_2_FLAGS \
|
|
|
|
{ { 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_ATHLON_FLAGS \
|
|
|
|
{ { 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_K8_FLAGS \
|
|
|
|
{ { 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_AMDFAM10_FLAGS \
|
|
|
|
{ { 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 1, 1, 0, 0, 0, 0, 1, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_MMX_FLAGS \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_SSE_FLAGS \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_SSE2_FLAGS \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_SSE3_FLAGS \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_SSSE3_FLAGS \
|
2007-10-05 21:04:06 +02:00
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_SSE4_1_FLAGS \
|
2007-10-05 21:04:06 +02:00
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_SSE4_2_FLAGS \
|
2007-10-05 21:04:06 +02:00
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
1, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_3DNOW_FLAGS \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_3DNOWA_FLAGS \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_PADLOCK_FLAGS \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_SVME_FLAGS \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_SSE4A_FLAGS \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
#define CPU_ABM_FLAGS \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
2007-09-14 20:21:09 +02:00
|
|
|
|
|
|
|
#define CPU_SSE5_FLAGS \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, \
|
2007-12-28 17:04:41 +01:00
|
|
|
0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 0 } }
|
2007-09-09 03:22:57 +02:00
|
|
|
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_NONE \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_REG8 \
|
|
|
|
{ { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_REG16 \
|
|
|
|
{ { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_REG32 \
|
|
|
|
{ { 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_REG64 \
|
|
|
|
{ { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_IMM1 \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_IMM8 \
|
|
|
|
{ { 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_IMM8S \
|
|
|
|
{ { 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_IMM16 \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_IMM32 \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_IMM32S \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_IMM64 \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_BASEINDEX \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_DISP8 \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_DISP16 \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_DISP32 \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_DISP32S \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_DISP64 \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_INOUTPORTREG \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_SHIFTCOUNT \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_CONTROL \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_TEST \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_DEBUG \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_FLOATREG \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_FLOATACC \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_SREG2 \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_SREG3 \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_ACC \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_JUMPABSOLUTE \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_REGMMX \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_REGXMM \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_ESSEG \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_ACC32 \
|
|
|
|
{ { 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_ACC64 \
|
|
|
|
{ { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_REG16_INOUTPORTREG \
|
|
|
|
{ { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_DISP16_32 \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_ANYDISP \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_IMM16_32 \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_IMM16_32S \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_IMM16_32_32S \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_IMM32_32S_DISP32 \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_IMM64_DISP64 \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_IMM32_32S_64_DISP32 \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|
|
|
|
|
|
|
|
#define OPERAND_TYPE_IMM32_32S_64_DISP32_64 \
|
|
|
|
{ { 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, \
|
|
|
|
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } }
|