64a336ac13
The RISC-V memory model has been ratified, and it includes an additional
fence: "fence.tso". This pseudo instruction extends one of the
previously reserved full fence patterns to be less restrictive, and
therefor will execute correctly on all existing microarchitectures.
Thus there is no reason to allow this instruction to be disabled (or
unconverted to a full fence), so it's just unconditionally allowed.
I've added a test case for GAS to check that "fence.tso" correctly
assembles on rv32i-based targets. I checked to see that "fence.tso"
appears in "gas.log", but that's the only testing I've done.
gas/ChangeLog
2018-10-02 Palmer Dabbelt <palmer@sifive.com>
* testsuite/gas/riscv/fence-tso.d: New file.
* testsuite/gas/riscv/fence-tso.s: Likewise.
include/ChangeLog
2018-10-02 Palmer Dabbelt <palmer@sifive.com>
* opcode/riscv-opc.h (MATCH_FENCE_TSO): New define.
(MASK_FENCE_TSO): Likewise.
opcodes/ChangeLog
2018-10-02 Palmer Dabbelt <palmer@sifive.com>
* riscv-opc.c (riscv_opcodes) <fence.tso>: New opcode.
1385 lines
49 KiB
C
1385 lines
49 KiB
C
/* Automatically generated by parse-opcodes. */
|
|
#ifndef RISCV_ENCODING_H
|
|
#define RISCV_ENCODING_H
|
|
#define MATCH_SLLI_RV32 0x1013
|
|
#define MASK_SLLI_RV32 0xfe00707f
|
|
#define MATCH_SRLI_RV32 0x5013
|
|
#define MASK_SRLI_RV32 0xfe00707f
|
|
#define MATCH_SRAI_RV32 0x40005013
|
|
#define MASK_SRAI_RV32 0xfe00707f
|
|
#define MATCH_FRFLAGS 0x102073
|
|
#define MASK_FRFLAGS 0xfffff07f
|
|
#define MATCH_FSFLAGS 0x101073
|
|
#define MASK_FSFLAGS 0xfff0707f
|
|
#define MATCH_FSFLAGSI 0x105073
|
|
#define MASK_FSFLAGSI 0xfff0707f
|
|
#define MATCH_FRRM 0x202073
|
|
#define MASK_FRRM 0xfffff07f
|
|
#define MATCH_FSRM 0x201073
|
|
#define MASK_FSRM 0xfff0707f
|
|
#define MATCH_FSRMI 0x205073
|
|
#define MASK_FSRMI 0xfff0707f
|
|
#define MATCH_FSCSR 0x301073
|
|
#define MASK_FSCSR 0xfff0707f
|
|
#define MATCH_FRCSR 0x302073
|
|
#define MASK_FRCSR 0xfffff07f
|
|
#define MATCH_RDCYCLE 0xc0002073
|
|
#define MASK_RDCYCLE 0xfffff07f
|
|
#define MATCH_RDTIME 0xc0102073
|
|
#define MASK_RDTIME 0xfffff07f
|
|
#define MATCH_RDINSTRET 0xc0202073
|
|
#define MASK_RDINSTRET 0xfffff07f
|
|
#define MATCH_RDCYCLEH 0xc8002073
|
|
#define MASK_RDCYCLEH 0xfffff07f
|
|
#define MATCH_RDTIMEH 0xc8102073
|
|
#define MASK_RDTIMEH 0xfffff07f
|
|
#define MATCH_RDINSTRETH 0xc8202073
|
|
#define MASK_RDINSTRETH 0xfffff07f
|
|
#define MATCH_SCALL 0x73
|
|
#define MASK_SCALL 0xffffffff
|
|
#define MATCH_SBREAK 0x100073
|
|
#define MASK_SBREAK 0xffffffff
|
|
#define MATCH_BEQ 0x63
|
|
#define MASK_BEQ 0x707f
|
|
#define MATCH_BNE 0x1063
|
|
#define MASK_BNE 0x707f
|
|
#define MATCH_BLT 0x4063
|
|
#define MASK_BLT 0x707f
|
|
#define MATCH_BGE 0x5063
|
|
#define MASK_BGE 0x707f
|
|
#define MATCH_BLTU 0x6063
|
|
#define MASK_BLTU 0x707f
|
|
#define MATCH_BGEU 0x7063
|
|
#define MASK_BGEU 0x707f
|
|
#define MATCH_JALR 0x67
|
|
#define MASK_JALR 0x707f
|
|
#define MATCH_JAL 0x6f
|
|
#define MASK_JAL 0x7f
|
|
#define MATCH_LUI 0x37
|
|
#define MASK_LUI 0x7f
|
|
#define MATCH_AUIPC 0x17
|
|
#define MASK_AUIPC 0x7f
|
|
#define MATCH_ADDI 0x13
|
|
#define MASK_ADDI 0x707f
|
|
#define MATCH_SLLI 0x1013
|
|
#define MASK_SLLI 0xfc00707f
|
|
#define MATCH_SLTI 0x2013
|
|
#define MASK_SLTI 0x707f
|
|
#define MATCH_SLTIU 0x3013
|
|
#define MASK_SLTIU 0x707f
|
|
#define MATCH_XORI 0x4013
|
|
#define MASK_XORI 0x707f
|
|
#define MATCH_SRLI 0x5013
|
|
#define MASK_SRLI 0xfc00707f
|
|
#define MATCH_SRAI 0x40005013
|
|
#define MASK_SRAI 0xfc00707f
|
|
#define MATCH_ORI 0x6013
|
|
#define MASK_ORI 0x707f
|
|
#define MATCH_ANDI 0x7013
|
|
#define MASK_ANDI 0x707f
|
|
#define MATCH_ADD 0x33
|
|
#define MASK_ADD 0xfe00707f
|
|
#define MATCH_SUB 0x40000033
|
|
#define MASK_SUB 0xfe00707f
|
|
#define MATCH_SLL 0x1033
|
|
#define MASK_SLL 0xfe00707f
|
|
#define MATCH_SLT 0x2033
|
|
#define MASK_SLT 0xfe00707f
|
|
#define MATCH_SLTU 0x3033
|
|
#define MASK_SLTU 0xfe00707f
|
|
#define MATCH_XOR 0x4033
|
|
#define MASK_XOR 0xfe00707f
|
|
#define MATCH_SRL 0x5033
|
|
#define MASK_SRL 0xfe00707f
|
|
#define MATCH_SRA 0x40005033
|
|
#define MASK_SRA 0xfe00707f
|
|
#define MATCH_OR 0x6033
|
|
#define MASK_OR 0xfe00707f
|
|
#define MATCH_AND 0x7033
|
|
#define MASK_AND 0xfe00707f
|
|
#define MATCH_ADDIW 0x1b
|
|
#define MASK_ADDIW 0x707f
|
|
#define MATCH_SLLIW 0x101b
|
|
#define MASK_SLLIW 0xfe00707f
|
|
#define MATCH_SRLIW 0x501b
|
|
#define MASK_SRLIW 0xfe00707f
|
|
#define MATCH_SRAIW 0x4000501b
|
|
#define MASK_SRAIW 0xfe00707f
|
|
#define MATCH_ADDW 0x3b
|
|
#define MASK_ADDW 0xfe00707f
|
|
#define MATCH_SUBW 0x4000003b
|
|
#define MASK_SUBW 0xfe00707f
|
|
#define MATCH_SLLW 0x103b
|
|
#define MASK_SLLW 0xfe00707f
|
|
#define MATCH_SRLW 0x503b
|
|
#define MASK_SRLW 0xfe00707f
|
|
#define MATCH_SRAW 0x4000503b
|
|
#define MASK_SRAW 0xfe00707f
|
|
#define MATCH_LB 0x3
|
|
#define MASK_LB 0x707f
|
|
#define MATCH_LH 0x1003
|
|
#define MASK_LH 0x707f
|
|
#define MATCH_LW 0x2003
|
|
#define MASK_LW 0x707f
|
|
#define MATCH_LD 0x3003
|
|
#define MASK_LD 0x707f
|
|
#define MATCH_LBU 0x4003
|
|
#define MASK_LBU 0x707f
|
|
#define MATCH_LHU 0x5003
|
|
#define MASK_LHU 0x707f
|
|
#define MATCH_LWU 0x6003
|
|
#define MASK_LWU 0x707f
|
|
#define MATCH_SB 0x23
|
|
#define MASK_SB 0x707f
|
|
#define MATCH_SH 0x1023
|
|
#define MASK_SH 0x707f
|
|
#define MATCH_SW 0x2023
|
|
#define MASK_SW 0x707f
|
|
#define MATCH_SD 0x3023
|
|
#define MASK_SD 0x707f
|
|
#define MATCH_FENCE 0xf
|
|
#define MASK_FENCE 0x707f
|
|
#define MATCH_FENCE_I 0x100f
|
|
#define MASK_FENCE_I 0x707f
|
|
#define MATCH_FENCE_TSO 0x8330000f
|
|
#define MASK_FENCE_TSO 0xfff0707f
|
|
#define MATCH_MUL 0x2000033
|
|
#define MASK_MUL 0xfe00707f
|
|
#define MATCH_MULH 0x2001033
|
|
#define MASK_MULH 0xfe00707f
|
|
#define MATCH_MULHSU 0x2002033
|
|
#define MASK_MULHSU 0xfe00707f
|
|
#define MATCH_MULHU 0x2003033
|
|
#define MASK_MULHU 0xfe00707f
|
|
#define MATCH_DIV 0x2004033
|
|
#define MASK_DIV 0xfe00707f
|
|
#define MATCH_DIVU 0x2005033
|
|
#define MASK_DIVU 0xfe00707f
|
|
#define MATCH_REM 0x2006033
|
|
#define MASK_REM 0xfe00707f
|
|
#define MATCH_REMU 0x2007033
|
|
#define MASK_REMU 0xfe00707f
|
|
#define MATCH_MULW 0x200003b
|
|
#define MASK_MULW 0xfe00707f
|
|
#define MATCH_DIVW 0x200403b
|
|
#define MASK_DIVW 0xfe00707f
|
|
#define MATCH_DIVUW 0x200503b
|
|
#define MASK_DIVUW 0xfe00707f
|
|
#define MATCH_REMW 0x200603b
|
|
#define MASK_REMW 0xfe00707f
|
|
#define MATCH_REMUW 0x200703b
|
|
#define MASK_REMUW 0xfe00707f
|
|
#define MATCH_AMOADD_W 0x202f
|
|
#define MASK_AMOADD_W 0xf800707f
|
|
#define MATCH_AMOXOR_W 0x2000202f
|
|
#define MASK_AMOXOR_W 0xf800707f
|
|
#define MATCH_AMOOR_W 0x4000202f
|
|
#define MASK_AMOOR_W 0xf800707f
|
|
#define MATCH_AMOAND_W 0x6000202f
|
|
#define MASK_AMOAND_W 0xf800707f
|
|
#define MATCH_AMOMIN_W 0x8000202f
|
|
#define MASK_AMOMIN_W 0xf800707f
|
|
#define MATCH_AMOMAX_W 0xa000202f
|
|
#define MASK_AMOMAX_W 0xf800707f
|
|
#define MATCH_AMOMINU_W 0xc000202f
|
|
#define MASK_AMOMINU_W 0xf800707f
|
|
#define MATCH_AMOMAXU_W 0xe000202f
|
|
#define MASK_AMOMAXU_W 0xf800707f
|
|
#define MATCH_AMOSWAP_W 0x800202f
|
|
#define MASK_AMOSWAP_W 0xf800707f
|
|
#define MATCH_LR_W 0x1000202f
|
|
#define MASK_LR_W 0xf9f0707f
|
|
#define MATCH_SC_W 0x1800202f
|
|
#define MASK_SC_W 0xf800707f
|
|
#define MATCH_AMOADD_D 0x302f
|
|
#define MASK_AMOADD_D 0xf800707f
|
|
#define MATCH_AMOXOR_D 0x2000302f
|
|
#define MASK_AMOXOR_D 0xf800707f
|
|
#define MATCH_AMOOR_D 0x4000302f
|
|
#define MASK_AMOOR_D 0xf800707f
|
|
#define MATCH_AMOAND_D 0x6000302f
|
|
#define MASK_AMOAND_D 0xf800707f
|
|
#define MATCH_AMOMIN_D 0x8000302f
|
|
#define MASK_AMOMIN_D 0xf800707f
|
|
#define MATCH_AMOMAX_D 0xa000302f
|
|
#define MASK_AMOMAX_D 0xf800707f
|
|
#define MATCH_AMOMINU_D 0xc000302f
|
|
#define MASK_AMOMINU_D 0xf800707f
|
|
#define MATCH_AMOMAXU_D 0xe000302f
|
|
#define MASK_AMOMAXU_D 0xf800707f
|
|
#define MATCH_AMOSWAP_D 0x800302f
|
|
#define MASK_AMOSWAP_D 0xf800707f
|
|
#define MATCH_LR_D 0x1000302f
|
|
#define MASK_LR_D 0xf9f0707f
|
|
#define MATCH_SC_D 0x1800302f
|
|
#define MASK_SC_D 0xf800707f
|
|
#define MATCH_ECALL 0x73
|
|
#define MASK_ECALL 0xffffffff
|
|
#define MATCH_EBREAK 0x100073
|
|
#define MASK_EBREAK 0xffffffff
|
|
#define MATCH_URET 0x200073
|
|
#define MASK_URET 0xffffffff
|
|
#define MATCH_SRET 0x10200073
|
|
#define MASK_SRET 0xffffffff
|
|
#define MATCH_HRET 0x20200073
|
|
#define MASK_HRET 0xffffffff
|
|
#define MATCH_MRET 0x30200073
|
|
#define MASK_MRET 0xffffffff
|
|
#define MATCH_DRET 0x7b200073
|
|
#define MASK_DRET 0xffffffff
|
|
#define MATCH_SFENCE_VM 0x10400073
|
|
#define MASK_SFENCE_VM 0xfff07fff
|
|
#define MATCH_SFENCE_VMA 0x12000073
|
|
#define MASK_SFENCE_VMA 0xfe007fff
|
|
#define MATCH_WFI 0x10500073
|
|
#define MASK_WFI 0xffffffff
|
|
#define MATCH_CSRRW 0x1073
|
|
#define MASK_CSRRW 0x707f
|
|
#define MATCH_CSRRS 0x2073
|
|
#define MASK_CSRRS 0x707f
|
|
#define MATCH_CSRRC 0x3073
|
|
#define MASK_CSRRC 0x707f
|
|
#define MATCH_CSRRWI 0x5073
|
|
#define MASK_CSRRWI 0x707f
|
|
#define MATCH_CSRRSI 0x6073
|
|
#define MASK_CSRRSI 0x707f
|
|
#define MATCH_CSRRCI 0x7073
|
|
#define MASK_CSRRCI 0x707f
|
|
#define MATCH_FADD_S 0x53
|
|
#define MASK_FADD_S 0xfe00007f
|
|
#define MATCH_FSUB_S 0x8000053
|
|
#define MASK_FSUB_S 0xfe00007f
|
|
#define MATCH_FMUL_S 0x10000053
|
|
#define MASK_FMUL_S 0xfe00007f
|
|
#define MATCH_FDIV_S 0x18000053
|
|
#define MASK_FDIV_S 0xfe00007f
|
|
#define MATCH_FSGNJ_S 0x20000053
|
|
#define MASK_FSGNJ_S 0xfe00707f
|
|
#define MATCH_FSGNJN_S 0x20001053
|
|
#define MASK_FSGNJN_S 0xfe00707f
|
|
#define MATCH_FSGNJX_S 0x20002053
|
|
#define MASK_FSGNJX_S 0xfe00707f
|
|
#define MATCH_FMIN_S 0x28000053
|
|
#define MASK_FMIN_S 0xfe00707f
|
|
#define MATCH_FMAX_S 0x28001053
|
|
#define MASK_FMAX_S 0xfe00707f
|
|
#define MATCH_FSQRT_S 0x58000053
|
|
#define MASK_FSQRT_S 0xfff0007f
|
|
#define MATCH_FADD_D 0x2000053
|
|
#define MASK_FADD_D 0xfe00007f
|
|
#define MATCH_FSUB_D 0xa000053
|
|
#define MASK_FSUB_D 0xfe00007f
|
|
#define MATCH_FMUL_D 0x12000053
|
|
#define MASK_FMUL_D 0xfe00007f
|
|
#define MATCH_FDIV_D 0x1a000053
|
|
#define MASK_FDIV_D 0xfe00007f
|
|
#define MATCH_FSGNJ_D 0x22000053
|
|
#define MASK_FSGNJ_D 0xfe00707f
|
|
#define MATCH_FSGNJN_D 0x22001053
|
|
#define MASK_FSGNJN_D 0xfe00707f
|
|
#define MATCH_FSGNJX_D 0x22002053
|
|
#define MASK_FSGNJX_D 0xfe00707f
|
|
#define MATCH_FMIN_D 0x2a000053
|
|
#define MASK_FMIN_D 0xfe00707f
|
|
#define MATCH_FMAX_D 0x2a001053
|
|
#define MASK_FMAX_D 0xfe00707f
|
|
#define MATCH_FCVT_S_D 0x40100053
|
|
#define MASK_FCVT_S_D 0xfff0007f
|
|
#define MATCH_FCVT_D_S 0x42000053
|
|
#define MASK_FCVT_D_S 0xfff0007f
|
|
#define MATCH_FSQRT_D 0x5a000053
|
|
#define MASK_FSQRT_D 0xfff0007f
|
|
#define MATCH_FADD_Q 0x6000053
|
|
#define MASK_FADD_Q 0xfe00007f
|
|
#define MATCH_FSUB_Q 0xe000053
|
|
#define MASK_FSUB_Q 0xfe00007f
|
|
#define MATCH_FMUL_Q 0x16000053
|
|
#define MASK_FMUL_Q 0xfe00007f
|
|
#define MATCH_FDIV_Q 0x1e000053
|
|
#define MASK_FDIV_Q 0xfe00007f
|
|
#define MATCH_FSGNJ_Q 0x26000053
|
|
#define MASK_FSGNJ_Q 0xfe00707f
|
|
#define MATCH_FSGNJN_Q 0x26001053
|
|
#define MASK_FSGNJN_Q 0xfe00707f
|
|
#define MATCH_FSGNJX_Q 0x26002053
|
|
#define MASK_FSGNJX_Q 0xfe00707f
|
|
#define MATCH_FMIN_Q 0x2e000053
|
|
#define MASK_FMIN_Q 0xfe00707f
|
|
#define MATCH_FMAX_Q 0x2e001053
|
|
#define MASK_FMAX_Q 0xfe00707f
|
|
#define MATCH_FCVT_S_Q 0x40300053
|
|
#define MASK_FCVT_S_Q 0xfff0007f
|
|
#define MATCH_FCVT_Q_S 0x46000053
|
|
#define MASK_FCVT_Q_S 0xfff0007f
|
|
#define MATCH_FCVT_D_Q 0x42300053
|
|
#define MASK_FCVT_D_Q 0xfff0007f
|
|
#define MATCH_FCVT_Q_D 0x46100053
|
|
#define MASK_FCVT_Q_D 0xfff0007f
|
|
#define MATCH_FSQRT_Q 0x5e000053
|
|
#define MASK_FSQRT_Q 0xfff0007f
|
|
#define MATCH_FLE_S 0xa0000053
|
|
#define MASK_FLE_S 0xfe00707f
|
|
#define MATCH_FLT_S 0xa0001053
|
|
#define MASK_FLT_S 0xfe00707f
|
|
#define MATCH_FEQ_S 0xa0002053
|
|
#define MASK_FEQ_S 0xfe00707f
|
|
#define MATCH_FLE_D 0xa2000053
|
|
#define MASK_FLE_D 0xfe00707f
|
|
#define MATCH_FLT_D 0xa2001053
|
|
#define MASK_FLT_D 0xfe00707f
|
|
#define MATCH_FEQ_D 0xa2002053
|
|
#define MASK_FEQ_D 0xfe00707f
|
|
#define MATCH_FLE_Q 0xa6000053
|
|
#define MASK_FLE_Q 0xfe00707f
|
|
#define MATCH_FLT_Q 0xa6001053
|
|
#define MASK_FLT_Q 0xfe00707f
|
|
#define MATCH_FEQ_Q 0xa6002053
|
|
#define MASK_FEQ_Q 0xfe00707f
|
|
#define MATCH_FCVT_W_S 0xc0000053
|
|
#define MASK_FCVT_W_S 0xfff0007f
|
|
#define MATCH_FCVT_WU_S 0xc0100053
|
|
#define MASK_FCVT_WU_S 0xfff0007f
|
|
#define MATCH_FCVT_L_S 0xc0200053
|
|
#define MASK_FCVT_L_S 0xfff0007f
|
|
#define MATCH_FCVT_LU_S 0xc0300053
|
|
#define MASK_FCVT_LU_S 0xfff0007f
|
|
#define MATCH_FMV_X_S 0xe0000053
|
|
#define MASK_FMV_X_S 0xfff0707f
|
|
#define MATCH_FCLASS_S 0xe0001053
|
|
#define MASK_FCLASS_S 0xfff0707f
|
|
#define MATCH_FCVT_W_D 0xc2000053
|
|
#define MASK_FCVT_W_D 0xfff0007f
|
|
#define MATCH_FCVT_WU_D 0xc2100053
|
|
#define MASK_FCVT_WU_D 0xfff0007f
|
|
#define MATCH_FCVT_L_D 0xc2200053
|
|
#define MASK_FCVT_L_D 0xfff0007f
|
|
#define MATCH_FCVT_LU_D 0xc2300053
|
|
#define MASK_FCVT_LU_D 0xfff0007f
|
|
#define MATCH_FMV_X_D 0xe2000053
|
|
#define MASK_FMV_X_D 0xfff0707f
|
|
#define MATCH_FCLASS_D 0xe2001053
|
|
#define MASK_FCLASS_D 0xfff0707f
|
|
#define MATCH_FCVT_W_Q 0xc6000053
|
|
#define MASK_FCVT_W_Q 0xfff0007f
|
|
#define MATCH_FCVT_WU_Q 0xc6100053
|
|
#define MASK_FCVT_WU_Q 0xfff0007f
|
|
#define MATCH_FCVT_L_Q 0xc6200053
|
|
#define MASK_FCVT_L_Q 0xfff0007f
|
|
#define MATCH_FCVT_LU_Q 0xc6300053
|
|
#define MASK_FCVT_LU_Q 0xfff0007f
|
|
#define MATCH_FMV_X_Q 0xe6000053
|
|
#define MASK_FMV_X_Q 0xfff0707f
|
|
#define MATCH_FCLASS_Q 0xe6001053
|
|
#define MASK_FCLASS_Q 0xfff0707f
|
|
#define MATCH_FCVT_S_W 0xd0000053
|
|
#define MASK_FCVT_S_W 0xfff0007f
|
|
#define MATCH_FCVT_S_WU 0xd0100053
|
|
#define MASK_FCVT_S_WU 0xfff0007f
|
|
#define MATCH_FCVT_S_L 0xd0200053
|
|
#define MASK_FCVT_S_L 0xfff0007f
|
|
#define MATCH_FCVT_S_LU 0xd0300053
|
|
#define MASK_FCVT_S_LU 0xfff0007f
|
|
#define MATCH_FMV_S_X 0xf0000053
|
|
#define MASK_FMV_S_X 0xfff0707f
|
|
#define MATCH_FCVT_D_W 0xd2000053
|
|
#define MASK_FCVT_D_W 0xfff0007f
|
|
#define MATCH_FCVT_D_WU 0xd2100053
|
|
#define MASK_FCVT_D_WU 0xfff0007f
|
|
#define MATCH_FCVT_D_L 0xd2200053
|
|
#define MASK_FCVT_D_L 0xfff0007f
|
|
#define MATCH_FCVT_D_LU 0xd2300053
|
|
#define MASK_FCVT_D_LU 0xfff0007f
|
|
#define MATCH_FMV_D_X 0xf2000053
|
|
#define MASK_FMV_D_X 0xfff0707f
|
|
#define MATCH_FCVT_Q_W 0xd6000053
|
|
#define MASK_FCVT_Q_W 0xfff0007f
|
|
#define MATCH_FCVT_Q_WU 0xd6100053
|
|
#define MASK_FCVT_Q_WU 0xfff0007f
|
|
#define MATCH_FCVT_Q_L 0xd6200053
|
|
#define MASK_FCVT_Q_L 0xfff0007f
|
|
#define MATCH_FCVT_Q_LU 0xd6300053
|
|
#define MASK_FCVT_Q_LU 0xfff0007f
|
|
#define MATCH_FMV_Q_X 0xf6000053
|
|
#define MASK_FMV_Q_X 0xfff0707f
|
|
#define MATCH_FLW 0x2007
|
|
#define MASK_FLW 0x707f
|
|
#define MATCH_FLD 0x3007
|
|
#define MASK_FLD 0x707f
|
|
#define MATCH_FLQ 0x4007
|
|
#define MASK_FLQ 0x707f
|
|
#define MATCH_FSW 0x2027
|
|
#define MASK_FSW 0x707f
|
|
#define MATCH_FSD 0x3027
|
|
#define MASK_FSD 0x707f
|
|
#define MATCH_FSQ 0x4027
|
|
#define MASK_FSQ 0x707f
|
|
#define MATCH_FMADD_S 0x43
|
|
#define MASK_FMADD_S 0x600007f
|
|
#define MATCH_FMSUB_S 0x47
|
|
#define MASK_FMSUB_S 0x600007f
|
|
#define MATCH_FNMSUB_S 0x4b
|
|
#define MASK_FNMSUB_S 0x600007f
|
|
#define MATCH_FNMADD_S 0x4f
|
|
#define MASK_FNMADD_S 0x600007f
|
|
#define MATCH_FMADD_D 0x2000043
|
|
#define MASK_FMADD_D 0x600007f
|
|
#define MATCH_FMSUB_D 0x2000047
|
|
#define MASK_FMSUB_D 0x600007f
|
|
#define MATCH_FNMSUB_D 0x200004b
|
|
#define MASK_FNMSUB_D 0x600007f
|
|
#define MATCH_FNMADD_D 0x200004f
|
|
#define MASK_FNMADD_D 0x600007f
|
|
#define MATCH_FMADD_Q 0x6000043
|
|
#define MASK_FMADD_Q 0x600007f
|
|
#define MATCH_FMSUB_Q 0x6000047
|
|
#define MASK_FMSUB_Q 0x600007f
|
|
#define MATCH_FNMSUB_Q 0x600004b
|
|
#define MASK_FNMSUB_Q 0x600007f
|
|
#define MATCH_FNMADD_Q 0x600004f
|
|
#define MASK_FNMADD_Q 0x600007f
|
|
#define MATCH_C_ADDI4SPN 0x0
|
|
#define MASK_C_ADDI4SPN 0xe003
|
|
#define MATCH_C_FLD 0x2000
|
|
#define MASK_C_FLD 0xe003
|
|
#define MATCH_C_LW 0x4000
|
|
#define MASK_C_LW 0xe003
|
|
#define MATCH_C_FLW 0x6000
|
|
#define MASK_C_FLW 0xe003
|
|
#define MATCH_C_FSD 0xa000
|
|
#define MASK_C_FSD 0xe003
|
|
#define MATCH_C_SW 0xc000
|
|
#define MASK_C_SW 0xe003
|
|
#define MATCH_C_FSW 0xe000
|
|
#define MASK_C_FSW 0xe003
|
|
#define MATCH_C_ADDI 0x1
|
|
#define MASK_C_ADDI 0xe003
|
|
#define MATCH_C_JAL 0x2001
|
|
#define MASK_C_JAL 0xe003
|
|
#define MATCH_C_LI 0x4001
|
|
#define MASK_C_LI 0xe003
|
|
#define MATCH_C_LUI 0x6001
|
|
#define MASK_C_LUI 0xe003
|
|
#define MATCH_C_SRLI 0x8001
|
|
#define MASK_C_SRLI 0xec03
|
|
#define MATCH_C_SRLI64 0x8001
|
|
#define MASK_C_SRLI64 0xfc7f
|
|
#define MATCH_C_SRAI 0x8401
|
|
#define MASK_C_SRAI 0xec03
|
|
#define MATCH_C_SRAI64 0x8401
|
|
#define MASK_C_SRAI64 0xfc7f
|
|
#define MATCH_C_ANDI 0x8801
|
|
#define MASK_C_ANDI 0xec03
|
|
#define MATCH_C_SUB 0x8c01
|
|
#define MASK_C_SUB 0xfc63
|
|
#define MATCH_C_XOR 0x8c21
|
|
#define MASK_C_XOR 0xfc63
|
|
#define MATCH_C_OR 0x8c41
|
|
#define MASK_C_OR 0xfc63
|
|
#define MATCH_C_AND 0x8c61
|
|
#define MASK_C_AND 0xfc63
|
|
#define MATCH_C_SUBW 0x9c01
|
|
#define MASK_C_SUBW 0xfc63
|
|
#define MATCH_C_ADDW 0x9c21
|
|
#define MASK_C_ADDW 0xfc63
|
|
#define MATCH_C_J 0xa001
|
|
#define MASK_C_J 0xe003
|
|
#define MATCH_C_BEQZ 0xc001
|
|
#define MASK_C_BEQZ 0xe003
|
|
#define MATCH_C_BNEZ 0xe001
|
|
#define MASK_C_BNEZ 0xe003
|
|
#define MATCH_C_SLLI 0x2
|
|
#define MASK_C_SLLI 0xe003
|
|
#define MATCH_C_SLLI64 0x2
|
|
#define MASK_C_SLLI64 0xf07f
|
|
#define MATCH_C_FLDSP 0x2002
|
|
#define MASK_C_FLDSP 0xe003
|
|
#define MATCH_C_LWSP 0x4002
|
|
#define MASK_C_LWSP 0xe003
|
|
#define MATCH_C_FLWSP 0x6002
|
|
#define MASK_C_FLWSP 0xe003
|
|
#define MATCH_C_MV 0x8002
|
|
#define MASK_C_MV 0xf003
|
|
#define MATCH_C_ADD 0x9002
|
|
#define MASK_C_ADD 0xf003
|
|
#define MATCH_C_FSDSP 0xa002
|
|
#define MASK_C_FSDSP 0xe003
|
|
#define MATCH_C_SWSP 0xc002
|
|
#define MASK_C_SWSP 0xe003
|
|
#define MATCH_C_FSWSP 0xe002
|
|
#define MASK_C_FSWSP 0xe003
|
|
#define MATCH_C_NOP 0x1
|
|
#define MASK_C_NOP 0xffff
|
|
#define MATCH_C_ADDI16SP 0x6101
|
|
#define MASK_C_ADDI16SP 0xef83
|
|
#define MATCH_C_JR 0x8002
|
|
#define MASK_C_JR 0xf07f
|
|
#define MATCH_C_JALR 0x9002
|
|
#define MASK_C_JALR 0xf07f
|
|
#define MATCH_C_EBREAK 0x9002
|
|
#define MASK_C_EBREAK 0xffff
|
|
#define MATCH_C_LD 0x6000
|
|
#define MASK_C_LD 0xe003
|
|
#define MATCH_C_SD 0xe000
|
|
#define MASK_C_SD 0xe003
|
|
#define MATCH_C_ADDIW 0x2001
|
|
#define MASK_C_ADDIW 0xe003
|
|
#define MATCH_C_LDSP 0x6002
|
|
#define MASK_C_LDSP 0xe003
|
|
#define MATCH_C_SDSP 0xe002
|
|
#define MASK_C_SDSP 0xe003
|
|
#define MATCH_CUSTOM0 0xb
|
|
#define MASK_CUSTOM0 0x707f
|
|
#define MATCH_CUSTOM0_RS1 0x200b
|
|
#define MASK_CUSTOM0_RS1 0x707f
|
|
#define MATCH_CUSTOM0_RS1_RS2 0x300b
|
|
#define MASK_CUSTOM0_RS1_RS2 0x707f
|
|
#define MATCH_CUSTOM0_RD 0x400b
|
|
#define MASK_CUSTOM0_RD 0x707f
|
|
#define MATCH_CUSTOM0_RD_RS1 0x600b
|
|
#define MASK_CUSTOM0_RD_RS1 0x707f
|
|
#define MATCH_CUSTOM0_RD_RS1_RS2 0x700b
|
|
#define MASK_CUSTOM0_RD_RS1_RS2 0x707f
|
|
#define MATCH_CUSTOM1 0x2b
|
|
#define MASK_CUSTOM1 0x707f
|
|
#define MATCH_CUSTOM1_RS1 0x202b
|
|
#define MASK_CUSTOM1_RS1 0x707f
|
|
#define MATCH_CUSTOM1_RS1_RS2 0x302b
|
|
#define MASK_CUSTOM1_RS1_RS2 0x707f
|
|
#define MATCH_CUSTOM1_RD 0x402b
|
|
#define MASK_CUSTOM1_RD 0x707f
|
|
#define MATCH_CUSTOM1_RD_RS1 0x602b
|
|
#define MASK_CUSTOM1_RD_RS1 0x707f
|
|
#define MATCH_CUSTOM1_RD_RS1_RS2 0x702b
|
|
#define MASK_CUSTOM1_RD_RS1_RS2 0x707f
|
|
#define MATCH_CUSTOM2 0x5b
|
|
#define MASK_CUSTOM2 0x707f
|
|
#define MATCH_CUSTOM2_RS1 0x205b
|
|
#define MASK_CUSTOM2_RS1 0x707f
|
|
#define MATCH_CUSTOM2_RS1_RS2 0x305b
|
|
#define MASK_CUSTOM2_RS1_RS2 0x707f
|
|
#define MATCH_CUSTOM2_RD 0x405b
|
|
#define MASK_CUSTOM2_RD 0x707f
|
|
#define MATCH_CUSTOM2_RD_RS1 0x605b
|
|
#define MASK_CUSTOM2_RD_RS1 0x707f
|
|
#define MATCH_CUSTOM2_RD_RS1_RS2 0x705b
|
|
#define MASK_CUSTOM2_RD_RS1_RS2 0x707f
|
|
#define MATCH_CUSTOM3 0x7b
|
|
#define MASK_CUSTOM3 0x707f
|
|
#define MATCH_CUSTOM3_RS1 0x207b
|
|
#define MASK_CUSTOM3_RS1 0x707f
|
|
#define MATCH_CUSTOM3_RS1_RS2 0x307b
|
|
#define MASK_CUSTOM3_RS1_RS2 0x707f
|
|
#define MATCH_CUSTOM3_RD 0x407b
|
|
#define MASK_CUSTOM3_RD 0x707f
|
|
#define MATCH_CUSTOM3_RD_RS1 0x607b
|
|
#define MASK_CUSTOM3_RD_RS1 0x707f
|
|
#define MATCH_CUSTOM3_RD_RS1_RS2 0x707b
|
|
#define MASK_CUSTOM3_RD_RS1_RS2 0x707f
|
|
#define CSR_USTATUS 0x0
|
|
#define CSR_UIE 0x4
|
|
#define CSR_UTVEC 0x5
|
|
#define CSR_USCRATCH 0x40
|
|
#define CSR_UEPC 0x41
|
|
#define CSR_UCAUSE 0x42
|
|
#define CSR_UTVAL 0x43
|
|
#define CSR_UIP 0x44
|
|
#define CSR_FFLAGS 0x1
|
|
#define CSR_FRM 0x2
|
|
#define CSR_FCSR 0x3
|
|
#define CSR_CYCLE 0xc00
|
|
#define CSR_TIME 0xc01
|
|
#define CSR_INSTRET 0xc02
|
|
#define CSR_HPMCOUNTER3 0xc03
|
|
#define CSR_HPMCOUNTER4 0xc04
|
|
#define CSR_HPMCOUNTER5 0xc05
|
|
#define CSR_HPMCOUNTER6 0xc06
|
|
#define CSR_HPMCOUNTER7 0xc07
|
|
#define CSR_HPMCOUNTER8 0xc08
|
|
#define CSR_HPMCOUNTER9 0xc09
|
|
#define CSR_HPMCOUNTER10 0xc0a
|
|
#define CSR_HPMCOUNTER11 0xc0b
|
|
#define CSR_HPMCOUNTER12 0xc0c
|
|
#define CSR_HPMCOUNTER13 0xc0d
|
|
#define CSR_HPMCOUNTER14 0xc0e
|
|
#define CSR_HPMCOUNTER15 0xc0f
|
|
#define CSR_HPMCOUNTER16 0xc10
|
|
#define CSR_HPMCOUNTER17 0xc11
|
|
#define CSR_HPMCOUNTER18 0xc12
|
|
#define CSR_HPMCOUNTER19 0xc13
|
|
#define CSR_HPMCOUNTER20 0xc14
|
|
#define CSR_HPMCOUNTER21 0xc15
|
|
#define CSR_HPMCOUNTER22 0xc16
|
|
#define CSR_HPMCOUNTER23 0xc17
|
|
#define CSR_HPMCOUNTER24 0xc18
|
|
#define CSR_HPMCOUNTER25 0xc19
|
|
#define CSR_HPMCOUNTER26 0xc1a
|
|
#define CSR_HPMCOUNTER27 0xc1b
|
|
#define CSR_HPMCOUNTER28 0xc1c
|
|
#define CSR_HPMCOUNTER29 0xc1d
|
|
#define CSR_HPMCOUNTER30 0xc1e
|
|
#define CSR_HPMCOUNTER31 0xc1f
|
|
#define CSR_CYCLEH 0xc80
|
|
#define CSR_TIMEH 0xc81
|
|
#define CSR_INSTRETH 0xc82
|
|
#define CSR_HPMCOUNTER3H 0xc83
|
|
#define CSR_HPMCOUNTER4H 0xc84
|
|
#define CSR_HPMCOUNTER5H 0xc85
|
|
#define CSR_HPMCOUNTER6H 0xc86
|
|
#define CSR_HPMCOUNTER7H 0xc87
|
|
#define CSR_HPMCOUNTER8H 0xc88
|
|
#define CSR_HPMCOUNTER9H 0xc89
|
|
#define CSR_HPMCOUNTER10H 0xc8a
|
|
#define CSR_HPMCOUNTER11H 0xc8b
|
|
#define CSR_HPMCOUNTER12H 0xc8c
|
|
#define CSR_HPMCOUNTER13H 0xc8d
|
|
#define CSR_HPMCOUNTER14H 0xc8e
|
|
#define CSR_HPMCOUNTER15H 0xc8f
|
|
#define CSR_HPMCOUNTER16H 0xc90
|
|
#define CSR_HPMCOUNTER17H 0xc91
|
|
#define CSR_HPMCOUNTER18H 0xc92
|
|
#define CSR_HPMCOUNTER19H 0xc93
|
|
#define CSR_HPMCOUNTER20H 0xc94
|
|
#define CSR_HPMCOUNTER21H 0xc95
|
|
#define CSR_HPMCOUNTER22H 0xc96
|
|
#define CSR_HPMCOUNTER23H 0xc97
|
|
#define CSR_HPMCOUNTER24H 0xc98
|
|
#define CSR_HPMCOUNTER25H 0xc99
|
|
#define CSR_HPMCOUNTER26H 0xc9a
|
|
#define CSR_HPMCOUNTER27H 0xc9b
|
|
#define CSR_HPMCOUNTER28H 0xc9c
|
|
#define CSR_HPMCOUNTER29H 0xc9d
|
|
#define CSR_HPMCOUNTER30H 0xc9e
|
|
#define CSR_HPMCOUNTER31H 0xc9f
|
|
#define CSR_SSTATUS 0x100
|
|
#define CSR_SEDELEG 0x102
|
|
#define CSR_SIDELEG 0x103
|
|
#define CSR_SIE 0x104
|
|
#define CSR_STVEC 0x105
|
|
#define CSR_SCOUNTEREN 0x106
|
|
#define CSR_SSCRATCH 0x140
|
|
#define CSR_SEPC 0x141
|
|
#define CSR_SCAUSE 0x142
|
|
#define CSR_STVAL 0x143
|
|
#define CSR_SIP 0x144
|
|
#define CSR_SATP 0x180
|
|
#define CSR_MVENDORID 0xf11
|
|
#define CSR_MARCHID 0xf12
|
|
#define CSR_MIMPID 0xf13
|
|
#define CSR_MHARTID 0xf14
|
|
#define CSR_MSTATUS 0x300
|
|
#define CSR_MISA 0x301
|
|
#define CSR_MEDELEG 0x302
|
|
#define CSR_MIDELEG 0x303
|
|
#define CSR_MIE 0x304
|
|
#define CSR_MTVEC 0x305
|
|
#define CSR_MCOUNTEREN 0x306
|
|
#define CSR_MSCRATCH 0x340
|
|
#define CSR_MEPC 0x341
|
|
#define CSR_MCAUSE 0x342
|
|
#define CSR_MTVAL 0x343
|
|
#define CSR_MIP 0x344
|
|
#define CSR_PMPCFG0 0x3a0
|
|
#define CSR_PMPCFG1 0x3a1
|
|
#define CSR_PMPCFG2 0x3a2
|
|
#define CSR_PMPCFG3 0x3a3
|
|
#define CSR_PMPADDR0 0x3b0
|
|
#define CSR_PMPADDR1 0x3b1
|
|
#define CSR_PMPADDR2 0x3b2
|
|
#define CSR_PMPADDR3 0x3b3
|
|
#define CSR_PMPADDR4 0x3b4
|
|
#define CSR_PMPADDR5 0x3b5
|
|
#define CSR_PMPADDR6 0x3b6
|
|
#define CSR_PMPADDR7 0x3b7
|
|
#define CSR_PMPADDR8 0x3b8
|
|
#define CSR_PMPADDR9 0x3b9
|
|
#define CSR_PMPADDR10 0x3ba
|
|
#define CSR_PMPADDR11 0x3bb
|
|
#define CSR_PMPADDR12 0x3bc
|
|
#define CSR_PMPADDR13 0x3bd
|
|
#define CSR_PMPADDR14 0x3be
|
|
#define CSR_PMPADDR15 0x3bf
|
|
#define CSR_MCYCLE 0xb00
|
|
#define CSR_MINSTRET 0xb02
|
|
#define CSR_MHPMCOUNTER3 0xb03
|
|
#define CSR_MHPMCOUNTER4 0xb04
|
|
#define CSR_MHPMCOUNTER5 0xb05
|
|
#define CSR_MHPMCOUNTER6 0xb06
|
|
#define CSR_MHPMCOUNTER7 0xb07
|
|
#define CSR_MHPMCOUNTER8 0xb08
|
|
#define CSR_MHPMCOUNTER9 0xb09
|
|
#define CSR_MHPMCOUNTER10 0xb0a
|
|
#define CSR_MHPMCOUNTER11 0xb0b
|
|
#define CSR_MHPMCOUNTER12 0xb0c
|
|
#define CSR_MHPMCOUNTER13 0xb0d
|
|
#define CSR_MHPMCOUNTER14 0xb0e
|
|
#define CSR_MHPMCOUNTER15 0xb0f
|
|
#define CSR_MHPMCOUNTER16 0xb10
|
|
#define CSR_MHPMCOUNTER17 0xb11
|
|
#define CSR_MHPMCOUNTER18 0xb12
|
|
#define CSR_MHPMCOUNTER19 0xb13
|
|
#define CSR_MHPMCOUNTER20 0xb14
|
|
#define CSR_MHPMCOUNTER21 0xb15
|
|
#define CSR_MHPMCOUNTER22 0xb16
|
|
#define CSR_MHPMCOUNTER23 0xb17
|
|
#define CSR_MHPMCOUNTER24 0xb18
|
|
#define CSR_MHPMCOUNTER25 0xb19
|
|
#define CSR_MHPMCOUNTER26 0xb1a
|
|
#define CSR_MHPMCOUNTER27 0xb1b
|
|
#define CSR_MHPMCOUNTER28 0xb1c
|
|
#define CSR_MHPMCOUNTER29 0xb1d
|
|
#define CSR_MHPMCOUNTER30 0xb1e
|
|
#define CSR_MHPMCOUNTER31 0xb1f
|
|
#define CSR_MCYCLEH 0xb80
|
|
#define CSR_MINSTRETH 0xb82
|
|
#define CSR_MHPMCOUNTER3H 0xb83
|
|
#define CSR_MHPMCOUNTER4H 0xb84
|
|
#define CSR_MHPMCOUNTER5H 0xb85
|
|
#define CSR_MHPMCOUNTER6H 0xb86
|
|
#define CSR_MHPMCOUNTER7H 0xb87
|
|
#define CSR_MHPMCOUNTER8H 0xb88
|
|
#define CSR_MHPMCOUNTER9H 0xb89
|
|
#define CSR_MHPMCOUNTER10H 0xb8a
|
|
#define CSR_MHPMCOUNTER11H 0xb8b
|
|
#define CSR_MHPMCOUNTER12H 0xb8c
|
|
#define CSR_MHPMCOUNTER13H 0xb8d
|
|
#define CSR_MHPMCOUNTER14H 0xb8e
|
|
#define CSR_MHPMCOUNTER15H 0xb8f
|
|
#define CSR_MHPMCOUNTER16H 0xb90
|
|
#define CSR_MHPMCOUNTER17H 0xb91
|
|
#define CSR_MHPMCOUNTER18H 0xb92
|
|
#define CSR_MHPMCOUNTER19H 0xb93
|
|
#define CSR_MHPMCOUNTER20H 0xb94
|
|
#define CSR_MHPMCOUNTER21H 0xb95
|
|
#define CSR_MHPMCOUNTER22H 0xb96
|
|
#define CSR_MHPMCOUNTER23H 0xb97
|
|
#define CSR_MHPMCOUNTER24H 0xb98
|
|
#define CSR_MHPMCOUNTER25H 0xb99
|
|
#define CSR_MHPMCOUNTER26H 0xb9a
|
|
#define CSR_MHPMCOUNTER27H 0xb9b
|
|
#define CSR_MHPMCOUNTER28H 0xb9c
|
|
#define CSR_MHPMCOUNTER29H 0xb9d
|
|
#define CSR_MHPMCOUNTER30H 0xb9e
|
|
#define CSR_MHPMCOUNTER31H 0xb9f
|
|
#define CSR_MHPMEVENT3 0x323
|
|
#define CSR_MHPMEVENT4 0x324
|
|
#define CSR_MHPMEVENT5 0x325
|
|
#define CSR_MHPMEVENT6 0x326
|
|
#define CSR_MHPMEVENT7 0x327
|
|
#define CSR_MHPMEVENT8 0x328
|
|
#define CSR_MHPMEVENT9 0x329
|
|
#define CSR_MHPMEVENT10 0x32a
|
|
#define CSR_MHPMEVENT11 0x32b
|
|
#define CSR_MHPMEVENT12 0x32c
|
|
#define CSR_MHPMEVENT13 0x32d
|
|
#define CSR_MHPMEVENT14 0x32e
|
|
#define CSR_MHPMEVENT15 0x32f
|
|
#define CSR_MHPMEVENT16 0x330
|
|
#define CSR_MHPMEVENT17 0x331
|
|
#define CSR_MHPMEVENT18 0x332
|
|
#define CSR_MHPMEVENT19 0x333
|
|
#define CSR_MHPMEVENT20 0x334
|
|
#define CSR_MHPMEVENT21 0x335
|
|
#define CSR_MHPMEVENT22 0x336
|
|
#define CSR_MHPMEVENT23 0x337
|
|
#define CSR_MHPMEVENT24 0x338
|
|
#define CSR_MHPMEVENT25 0x339
|
|
#define CSR_MHPMEVENT26 0x33a
|
|
#define CSR_MHPMEVENT27 0x33b
|
|
#define CSR_MHPMEVENT28 0x33c
|
|
#define CSR_MHPMEVENT29 0x33d
|
|
#define CSR_MHPMEVENT30 0x33e
|
|
#define CSR_MHPMEVENT31 0x33f
|
|
#define CSR_TSELECT 0x7a0
|
|
#define CSR_TDATA1 0x7a1
|
|
#define CSR_TDATA2 0x7a2
|
|
#define CSR_TDATA3 0x7a3
|
|
#define CSR_DCSR 0x7b0
|
|
#define CSR_DPC 0x7b1
|
|
#define CSR_DSCRATCH 0x7b2
|
|
/* These registers are present in priv spec 1.9.1, dropped in 1.10. */
|
|
#define CSR_HSTATUS 0x200
|
|
#define CSR_HEDELEG 0x202
|
|
#define CSR_HIDELEG 0x203
|
|
#define CSR_HIE 0x204
|
|
#define CSR_HTVEC 0x205
|
|
#define CSR_HSCRATCH 0x240
|
|
#define CSR_HEPC 0x241
|
|
#define CSR_HCAUSE 0x242
|
|
#define CSR_HBADADDR 0x243
|
|
#define CSR_HIP 0x244
|
|
/* CSR_MISA is 0xf10 in 1.9, but 0x301 in 1.9.1. */
|
|
#define CSR_MBASE 0x380
|
|
#define CSR_MBOUND 0x381
|
|
#define CSR_MIBASE 0x382
|
|
#define CSR_MIBOUND 0x383
|
|
#define CSR_MDBASE 0x384
|
|
#define CSR_MDBOUND 0x385
|
|
#define CSR_MUCOUNTEREN 0x320
|
|
#define CSR_MSCOUNTEREN 0x321
|
|
#define CSR_MHCOUNTEREN 0x322
|
|
#define CAUSE_MISALIGNED_FETCH 0x0
|
|
#define CAUSE_FAULT_FETCH 0x1
|
|
#define CAUSE_ILLEGAL_INSTRUCTION 0x2
|
|
#define CAUSE_BREAKPOINT 0x3
|
|
#define CAUSE_MISALIGNED_LOAD 0x4
|
|
#define CAUSE_FAULT_LOAD 0x5
|
|
#define CAUSE_MISALIGNED_STORE 0x6
|
|
#define CAUSE_FAULT_STORE 0x7
|
|
#define CAUSE_USER_ECALL 0x8
|
|
#define CAUSE_SUPERVISOR_ECALL 0x9
|
|
#define CAUSE_HYPERVISOR_ECALL 0xa
|
|
#define CAUSE_MACHINE_ECALL 0xb
|
|
#endif
|
|
#ifdef DECLARE_INSN
|
|
DECLARE_INSN(slli_rv32, MATCH_SLLI_RV32, MASK_SLLI_RV32)
|
|
DECLARE_INSN(srli_rv32, MATCH_SRLI_RV32, MASK_SRLI_RV32)
|
|
DECLARE_INSN(srai_rv32, MATCH_SRAI_RV32, MASK_SRAI_RV32)
|
|
DECLARE_INSN(frflags, MATCH_FRFLAGS, MASK_FRFLAGS)
|
|
DECLARE_INSN(fsflags, MATCH_FSFLAGS, MASK_FSFLAGS)
|
|
DECLARE_INSN(fsflagsi, MATCH_FSFLAGSI, MASK_FSFLAGSI)
|
|
DECLARE_INSN(frrm, MATCH_FRRM, MASK_FRRM)
|
|
DECLARE_INSN(fsrm, MATCH_FSRM, MASK_FSRM)
|
|
DECLARE_INSN(fsrmi, MATCH_FSRMI, MASK_FSRMI)
|
|
DECLARE_INSN(fscsr, MATCH_FSCSR, MASK_FSCSR)
|
|
DECLARE_INSN(frcsr, MATCH_FRCSR, MASK_FRCSR)
|
|
DECLARE_INSN(rdcycle, MATCH_RDCYCLE, MASK_RDCYCLE)
|
|
DECLARE_INSN(rdtime, MATCH_RDTIME, MASK_RDTIME)
|
|
DECLARE_INSN(rdinstret, MATCH_RDINSTRET, MASK_RDINSTRET)
|
|
DECLARE_INSN(rdcycleh, MATCH_RDCYCLEH, MASK_RDCYCLEH)
|
|
DECLARE_INSN(rdtimeh, MATCH_RDTIMEH, MASK_RDTIMEH)
|
|
DECLARE_INSN(rdinstreth, MATCH_RDINSTRETH, MASK_RDINSTRETH)
|
|
DECLARE_INSN(scall, MATCH_SCALL, MASK_SCALL)
|
|
DECLARE_INSN(sbreak, MATCH_SBREAK, MASK_SBREAK)
|
|
DECLARE_INSN(beq, MATCH_BEQ, MASK_BEQ)
|
|
DECLARE_INSN(bne, MATCH_BNE, MASK_BNE)
|
|
DECLARE_INSN(blt, MATCH_BLT, MASK_BLT)
|
|
DECLARE_INSN(bge, MATCH_BGE, MASK_BGE)
|
|
DECLARE_INSN(bltu, MATCH_BLTU, MASK_BLTU)
|
|
DECLARE_INSN(bgeu, MATCH_BGEU, MASK_BGEU)
|
|
DECLARE_INSN(jalr, MATCH_JALR, MASK_JALR)
|
|
DECLARE_INSN(jal, MATCH_JAL, MASK_JAL)
|
|
DECLARE_INSN(lui, MATCH_LUI, MASK_LUI)
|
|
DECLARE_INSN(auipc, MATCH_AUIPC, MASK_AUIPC)
|
|
DECLARE_INSN(addi, MATCH_ADDI, MASK_ADDI)
|
|
DECLARE_INSN(slli, MATCH_SLLI, MASK_SLLI)
|
|
DECLARE_INSN(slti, MATCH_SLTI, MASK_SLTI)
|
|
DECLARE_INSN(sltiu, MATCH_SLTIU, MASK_SLTIU)
|
|
DECLARE_INSN(xori, MATCH_XORI, MASK_XORI)
|
|
DECLARE_INSN(srli, MATCH_SRLI, MASK_SRLI)
|
|
DECLARE_INSN(srai, MATCH_SRAI, MASK_SRAI)
|
|
DECLARE_INSN(ori, MATCH_ORI, MASK_ORI)
|
|
DECLARE_INSN(andi, MATCH_ANDI, MASK_ANDI)
|
|
DECLARE_INSN(add, MATCH_ADD, MASK_ADD)
|
|
DECLARE_INSN(sub, MATCH_SUB, MASK_SUB)
|
|
DECLARE_INSN(sll, MATCH_SLL, MASK_SLL)
|
|
DECLARE_INSN(slt, MATCH_SLT, MASK_SLT)
|
|
DECLARE_INSN(sltu, MATCH_SLTU, MASK_SLTU)
|
|
DECLARE_INSN(xor, MATCH_XOR, MASK_XOR)
|
|
DECLARE_INSN(srl, MATCH_SRL, MASK_SRL)
|
|
DECLARE_INSN(sra, MATCH_SRA, MASK_SRA)
|
|
DECLARE_INSN(or, MATCH_OR, MASK_OR)
|
|
DECLARE_INSN(and, MATCH_AND, MASK_AND)
|
|
DECLARE_INSN(addiw, MATCH_ADDIW, MASK_ADDIW)
|
|
DECLARE_INSN(slliw, MATCH_SLLIW, MASK_SLLIW)
|
|
DECLARE_INSN(srliw, MATCH_SRLIW, MASK_SRLIW)
|
|
DECLARE_INSN(sraiw, MATCH_SRAIW, MASK_SRAIW)
|
|
DECLARE_INSN(addw, MATCH_ADDW, MASK_ADDW)
|
|
DECLARE_INSN(subw, MATCH_SUBW, MASK_SUBW)
|
|
DECLARE_INSN(sllw, MATCH_SLLW, MASK_SLLW)
|
|
DECLARE_INSN(srlw, MATCH_SRLW, MASK_SRLW)
|
|
DECLARE_INSN(sraw, MATCH_SRAW, MASK_SRAW)
|
|
DECLARE_INSN(lb, MATCH_LB, MASK_LB)
|
|
DECLARE_INSN(lh, MATCH_LH, MASK_LH)
|
|
DECLARE_INSN(lw, MATCH_LW, MASK_LW)
|
|
DECLARE_INSN(ld, MATCH_LD, MASK_LD)
|
|
DECLARE_INSN(lbu, MATCH_LBU, MASK_LBU)
|
|
DECLARE_INSN(lhu, MATCH_LHU, MASK_LHU)
|
|
DECLARE_INSN(lwu, MATCH_LWU, MASK_LWU)
|
|
DECLARE_INSN(sb, MATCH_SB, MASK_SB)
|
|
DECLARE_INSN(sh, MATCH_SH, MASK_SH)
|
|
DECLARE_INSN(sw, MATCH_SW, MASK_SW)
|
|
DECLARE_INSN(sd, MATCH_SD, MASK_SD)
|
|
DECLARE_INSN(fence, MATCH_FENCE, MASK_FENCE)
|
|
DECLARE_INSN(fence_i, MATCH_FENCE_I, MASK_FENCE_I)
|
|
DECLARE_INSN(mul, MATCH_MUL, MASK_MUL)
|
|
DECLARE_INSN(mulh, MATCH_MULH, MASK_MULH)
|
|
DECLARE_INSN(mulhsu, MATCH_MULHSU, MASK_MULHSU)
|
|
DECLARE_INSN(mulhu, MATCH_MULHU, MASK_MULHU)
|
|
DECLARE_INSN(div, MATCH_DIV, MASK_DIV)
|
|
DECLARE_INSN(divu, MATCH_DIVU, MASK_DIVU)
|
|
DECLARE_INSN(rem, MATCH_REM, MASK_REM)
|
|
DECLARE_INSN(remu, MATCH_REMU, MASK_REMU)
|
|
DECLARE_INSN(mulw, MATCH_MULW, MASK_MULW)
|
|
DECLARE_INSN(divw, MATCH_DIVW, MASK_DIVW)
|
|
DECLARE_INSN(divuw, MATCH_DIVUW, MASK_DIVUW)
|
|
DECLARE_INSN(remw, MATCH_REMW, MASK_REMW)
|
|
DECLARE_INSN(remuw, MATCH_REMUW, MASK_REMUW)
|
|
DECLARE_INSN(amoadd_w, MATCH_AMOADD_W, MASK_AMOADD_W)
|
|
DECLARE_INSN(amoxor_w, MATCH_AMOXOR_W, MASK_AMOXOR_W)
|
|
DECLARE_INSN(amoor_w, MATCH_AMOOR_W, MASK_AMOOR_W)
|
|
DECLARE_INSN(amoand_w, MATCH_AMOAND_W, MASK_AMOAND_W)
|
|
DECLARE_INSN(amomin_w, MATCH_AMOMIN_W, MASK_AMOMIN_W)
|
|
DECLARE_INSN(amomax_w, MATCH_AMOMAX_W, MASK_AMOMAX_W)
|
|
DECLARE_INSN(amominu_w, MATCH_AMOMINU_W, MASK_AMOMINU_W)
|
|
DECLARE_INSN(amomaxu_w, MATCH_AMOMAXU_W, MASK_AMOMAXU_W)
|
|
DECLARE_INSN(amoswap_w, MATCH_AMOSWAP_W, MASK_AMOSWAP_W)
|
|
DECLARE_INSN(lr_w, MATCH_LR_W, MASK_LR_W)
|
|
DECLARE_INSN(sc_w, MATCH_SC_W, MASK_SC_W)
|
|
DECLARE_INSN(amoadd_d, MATCH_AMOADD_D, MASK_AMOADD_D)
|
|
DECLARE_INSN(amoxor_d, MATCH_AMOXOR_D, MASK_AMOXOR_D)
|
|
DECLARE_INSN(amoor_d, MATCH_AMOOR_D, MASK_AMOOR_D)
|
|
DECLARE_INSN(amoand_d, MATCH_AMOAND_D, MASK_AMOAND_D)
|
|
DECLARE_INSN(amomin_d, MATCH_AMOMIN_D, MASK_AMOMIN_D)
|
|
DECLARE_INSN(amomax_d, MATCH_AMOMAX_D, MASK_AMOMAX_D)
|
|
DECLARE_INSN(amominu_d, MATCH_AMOMINU_D, MASK_AMOMINU_D)
|
|
DECLARE_INSN(amomaxu_d, MATCH_AMOMAXU_D, MASK_AMOMAXU_D)
|
|
DECLARE_INSN(amoswap_d, MATCH_AMOSWAP_D, MASK_AMOSWAP_D)
|
|
DECLARE_INSN(lr_d, MATCH_LR_D, MASK_LR_D)
|
|
DECLARE_INSN(sc_d, MATCH_SC_D, MASK_SC_D)
|
|
DECLARE_INSN(ecall, MATCH_ECALL, MASK_ECALL)
|
|
DECLARE_INSN(ebreak, MATCH_EBREAK, MASK_EBREAK)
|
|
DECLARE_INSN(uret, MATCH_URET, MASK_URET)
|
|
DECLARE_INSN(sret, MATCH_SRET, MASK_SRET)
|
|
DECLARE_INSN(hret, MATCH_HRET, MASK_HRET)
|
|
DECLARE_INSN(mret, MATCH_MRET, MASK_MRET)
|
|
DECLARE_INSN(dret, MATCH_DRET, MASK_DRET)
|
|
DECLARE_INSN(sfence_vm, MATCH_SFENCE_VM, MASK_SFENCE_VM)
|
|
DECLARE_INSN(sfence_vma, MATCH_SFENCE_VMA, MASK_SFENCE_VMA)
|
|
DECLARE_INSN(wfi, MATCH_WFI, MASK_WFI)
|
|
DECLARE_INSN(csrrw, MATCH_CSRRW, MASK_CSRRW)
|
|
DECLARE_INSN(csrrs, MATCH_CSRRS, MASK_CSRRS)
|
|
DECLARE_INSN(csrrc, MATCH_CSRRC, MASK_CSRRC)
|
|
DECLARE_INSN(csrrwi, MATCH_CSRRWI, MASK_CSRRWI)
|
|
DECLARE_INSN(csrrsi, MATCH_CSRRSI, MASK_CSRRSI)
|
|
DECLARE_INSN(csrrci, MATCH_CSRRCI, MASK_CSRRCI)
|
|
DECLARE_INSN(fadd_s, MATCH_FADD_S, MASK_FADD_S)
|
|
DECLARE_INSN(fsub_s, MATCH_FSUB_S, MASK_FSUB_S)
|
|
DECLARE_INSN(fmul_s, MATCH_FMUL_S, MASK_FMUL_S)
|
|
DECLARE_INSN(fdiv_s, MATCH_FDIV_S, MASK_FDIV_S)
|
|
DECLARE_INSN(fsgnj_s, MATCH_FSGNJ_S, MASK_FSGNJ_S)
|
|
DECLARE_INSN(fsgnjn_s, MATCH_FSGNJN_S, MASK_FSGNJN_S)
|
|
DECLARE_INSN(fsgnjx_s, MATCH_FSGNJX_S, MASK_FSGNJX_S)
|
|
DECLARE_INSN(fmin_s, MATCH_FMIN_S, MASK_FMIN_S)
|
|
DECLARE_INSN(fmax_s, MATCH_FMAX_S, MASK_FMAX_S)
|
|
DECLARE_INSN(fsqrt_s, MATCH_FSQRT_S, MASK_FSQRT_S)
|
|
DECLARE_INSN(fadd_d, MATCH_FADD_D, MASK_FADD_D)
|
|
DECLARE_INSN(fsub_d, MATCH_FSUB_D, MASK_FSUB_D)
|
|
DECLARE_INSN(fmul_d, MATCH_FMUL_D, MASK_FMUL_D)
|
|
DECLARE_INSN(fdiv_d, MATCH_FDIV_D, MASK_FDIV_D)
|
|
DECLARE_INSN(fsgnj_d, MATCH_FSGNJ_D, MASK_FSGNJ_D)
|
|
DECLARE_INSN(fsgnjn_d, MATCH_FSGNJN_D, MASK_FSGNJN_D)
|
|
DECLARE_INSN(fsgnjx_d, MATCH_FSGNJX_D, MASK_FSGNJX_D)
|
|
DECLARE_INSN(fmin_d, MATCH_FMIN_D, MASK_FMIN_D)
|
|
DECLARE_INSN(fmax_d, MATCH_FMAX_D, MASK_FMAX_D)
|
|
DECLARE_INSN(fcvt_s_d, MATCH_FCVT_S_D, MASK_FCVT_S_D)
|
|
DECLARE_INSN(fcvt_d_s, MATCH_FCVT_D_S, MASK_FCVT_D_S)
|
|
DECLARE_INSN(fsqrt_d, MATCH_FSQRT_D, MASK_FSQRT_D)
|
|
DECLARE_INSN(fadd_q, MATCH_FADD_Q, MASK_FADD_Q)
|
|
DECLARE_INSN(fsub_q, MATCH_FSUB_Q, MASK_FSUB_Q)
|
|
DECLARE_INSN(fmul_q, MATCH_FMUL_Q, MASK_FMUL_Q)
|
|
DECLARE_INSN(fdiv_q, MATCH_FDIV_Q, MASK_FDIV_Q)
|
|
DECLARE_INSN(fsgnj_q, MATCH_FSGNJ_Q, MASK_FSGNJ_Q)
|
|
DECLARE_INSN(fsgnjn_q, MATCH_FSGNJN_Q, MASK_FSGNJN_Q)
|
|
DECLARE_INSN(fsgnjx_q, MATCH_FSGNJX_Q, MASK_FSGNJX_Q)
|
|
DECLARE_INSN(fmin_q, MATCH_FMIN_Q, MASK_FMIN_Q)
|
|
DECLARE_INSN(fmax_q, MATCH_FMAX_Q, MASK_FMAX_Q)
|
|
DECLARE_INSN(fcvt_s_q, MATCH_FCVT_S_Q, MASK_FCVT_S_Q)
|
|
DECLARE_INSN(fcvt_q_s, MATCH_FCVT_Q_S, MASK_FCVT_Q_S)
|
|
DECLARE_INSN(fcvt_d_q, MATCH_FCVT_D_Q, MASK_FCVT_D_Q)
|
|
DECLARE_INSN(fcvt_q_d, MATCH_FCVT_Q_D, MASK_FCVT_Q_D)
|
|
DECLARE_INSN(fsqrt_q, MATCH_FSQRT_Q, MASK_FSQRT_Q)
|
|
DECLARE_INSN(fle_s, MATCH_FLE_S, MASK_FLE_S)
|
|
DECLARE_INSN(flt_s, MATCH_FLT_S, MASK_FLT_S)
|
|
DECLARE_INSN(feq_s, MATCH_FEQ_S, MASK_FEQ_S)
|
|
DECLARE_INSN(fle_d, MATCH_FLE_D, MASK_FLE_D)
|
|
DECLARE_INSN(flt_d, MATCH_FLT_D, MASK_FLT_D)
|
|
DECLARE_INSN(feq_d, MATCH_FEQ_D, MASK_FEQ_D)
|
|
DECLARE_INSN(fle_q, MATCH_FLE_Q, MASK_FLE_Q)
|
|
DECLARE_INSN(flt_q, MATCH_FLT_Q, MASK_FLT_Q)
|
|
DECLARE_INSN(feq_q, MATCH_FEQ_Q, MASK_FEQ_Q)
|
|
DECLARE_INSN(fcvt_w_s, MATCH_FCVT_W_S, MASK_FCVT_W_S)
|
|
DECLARE_INSN(fcvt_wu_s, MATCH_FCVT_WU_S, MASK_FCVT_WU_S)
|
|
DECLARE_INSN(fcvt_l_s, MATCH_FCVT_L_S, MASK_FCVT_L_S)
|
|
DECLARE_INSN(fcvt_lu_s, MATCH_FCVT_LU_S, MASK_FCVT_LU_S)
|
|
DECLARE_INSN(fmv_x_s, MATCH_FMV_X_S, MASK_FMV_X_S)
|
|
DECLARE_INSN(fclass_s, MATCH_FCLASS_S, MASK_FCLASS_S)
|
|
DECLARE_INSN(fcvt_w_d, MATCH_FCVT_W_D, MASK_FCVT_W_D)
|
|
DECLARE_INSN(fcvt_wu_d, MATCH_FCVT_WU_D, MASK_FCVT_WU_D)
|
|
DECLARE_INSN(fcvt_l_d, MATCH_FCVT_L_D, MASK_FCVT_L_D)
|
|
DECLARE_INSN(fcvt_lu_d, MATCH_FCVT_LU_D, MASK_FCVT_LU_D)
|
|
DECLARE_INSN(fmv_x_d, MATCH_FMV_X_D, MASK_FMV_X_D)
|
|
DECLARE_INSN(fclass_d, MATCH_FCLASS_D, MASK_FCLASS_D)
|
|
DECLARE_INSN(fcvt_w_q, MATCH_FCVT_W_Q, MASK_FCVT_W_Q)
|
|
DECLARE_INSN(fcvt_wu_q, MATCH_FCVT_WU_Q, MASK_FCVT_WU_Q)
|
|
DECLARE_INSN(fcvt_l_q, MATCH_FCVT_L_Q, MASK_FCVT_L_Q)
|
|
DECLARE_INSN(fcvt_lu_q, MATCH_FCVT_LU_Q, MASK_FCVT_LU_Q)
|
|
DECLARE_INSN(fmv_x_q, MATCH_FMV_X_Q, MASK_FMV_X_Q)
|
|
DECLARE_INSN(fclass_q, MATCH_FCLASS_Q, MASK_FCLASS_Q)
|
|
DECLARE_INSN(fcvt_s_w, MATCH_FCVT_S_W, MASK_FCVT_S_W)
|
|
DECLARE_INSN(fcvt_s_wu, MATCH_FCVT_S_WU, MASK_FCVT_S_WU)
|
|
DECLARE_INSN(fcvt_s_l, MATCH_FCVT_S_L, MASK_FCVT_S_L)
|
|
DECLARE_INSN(fcvt_s_lu, MATCH_FCVT_S_LU, MASK_FCVT_S_LU)
|
|
DECLARE_INSN(fmv_s_x, MATCH_FMV_S_X, MASK_FMV_S_X)
|
|
DECLARE_INSN(fcvt_d_w, MATCH_FCVT_D_W, MASK_FCVT_D_W)
|
|
DECLARE_INSN(fcvt_d_wu, MATCH_FCVT_D_WU, MASK_FCVT_D_WU)
|
|
DECLARE_INSN(fcvt_d_l, MATCH_FCVT_D_L, MASK_FCVT_D_L)
|
|
DECLARE_INSN(fcvt_d_lu, MATCH_FCVT_D_LU, MASK_FCVT_D_LU)
|
|
DECLARE_INSN(fmv_d_x, MATCH_FMV_D_X, MASK_FMV_D_X)
|
|
DECLARE_INSN(fcvt_q_w, MATCH_FCVT_Q_W, MASK_FCVT_Q_W)
|
|
DECLARE_INSN(fcvt_q_wu, MATCH_FCVT_Q_WU, MASK_FCVT_Q_WU)
|
|
DECLARE_INSN(fcvt_q_l, MATCH_FCVT_Q_L, MASK_FCVT_Q_L)
|
|
DECLARE_INSN(fcvt_q_lu, MATCH_FCVT_Q_LU, MASK_FCVT_Q_LU)
|
|
DECLARE_INSN(fmv_q_x, MATCH_FMV_Q_X, MASK_FMV_Q_X)
|
|
DECLARE_INSN(flw, MATCH_FLW, MASK_FLW)
|
|
DECLARE_INSN(fld, MATCH_FLD, MASK_FLD)
|
|
DECLARE_INSN(flq, MATCH_FLQ, MASK_FLQ)
|
|
DECLARE_INSN(fsw, MATCH_FSW, MASK_FSW)
|
|
DECLARE_INSN(fsd, MATCH_FSD, MASK_FSD)
|
|
DECLARE_INSN(fsq, MATCH_FSQ, MASK_FSQ)
|
|
DECLARE_INSN(fmadd_s, MATCH_FMADD_S, MASK_FMADD_S)
|
|
DECLARE_INSN(fmsub_s, MATCH_FMSUB_S, MASK_FMSUB_S)
|
|
DECLARE_INSN(fnmsub_s, MATCH_FNMSUB_S, MASK_FNMSUB_S)
|
|
DECLARE_INSN(fnmadd_s, MATCH_FNMADD_S, MASK_FNMADD_S)
|
|
DECLARE_INSN(fmadd_d, MATCH_FMADD_D, MASK_FMADD_D)
|
|
DECLARE_INSN(fmsub_d, MATCH_FMSUB_D, MASK_FMSUB_D)
|
|
DECLARE_INSN(fnmsub_d, MATCH_FNMSUB_D, MASK_FNMSUB_D)
|
|
DECLARE_INSN(fnmadd_d, MATCH_FNMADD_D, MASK_FNMADD_D)
|
|
DECLARE_INSN(fmadd_q, MATCH_FMADD_Q, MASK_FMADD_Q)
|
|
DECLARE_INSN(fmsub_q, MATCH_FMSUB_Q, MASK_FMSUB_Q)
|
|
DECLARE_INSN(fnmsub_q, MATCH_FNMSUB_Q, MASK_FNMSUB_Q)
|
|
DECLARE_INSN(fnmadd_q, MATCH_FNMADD_Q, MASK_FNMADD_Q)
|
|
DECLARE_INSN(c_addi4spn, MATCH_C_ADDI4SPN, MASK_C_ADDI4SPN)
|
|
DECLARE_INSN(c_fld, MATCH_C_FLD, MASK_C_FLD)
|
|
DECLARE_INSN(c_lw, MATCH_C_LW, MASK_C_LW)
|
|
DECLARE_INSN(c_flw, MATCH_C_FLW, MASK_C_FLW)
|
|
DECLARE_INSN(c_fsd, MATCH_C_FSD, MASK_C_FSD)
|
|
DECLARE_INSN(c_sw, MATCH_C_SW, MASK_C_SW)
|
|
DECLARE_INSN(c_fsw, MATCH_C_FSW, MASK_C_FSW)
|
|
DECLARE_INSN(c_addi, MATCH_C_ADDI, MASK_C_ADDI)
|
|
DECLARE_INSN(c_jal, MATCH_C_JAL, MASK_C_JAL)
|
|
DECLARE_INSN(c_li, MATCH_C_LI, MASK_C_LI)
|
|
DECLARE_INSN(c_lui, MATCH_C_LUI, MASK_C_LUI)
|
|
DECLARE_INSN(c_srli, MATCH_C_SRLI, MASK_C_SRLI)
|
|
DECLARE_INSN(c_srai, MATCH_C_SRAI, MASK_C_SRAI)
|
|
DECLARE_INSN(c_andi, MATCH_C_ANDI, MASK_C_ANDI)
|
|
DECLARE_INSN(c_sub, MATCH_C_SUB, MASK_C_SUB)
|
|
DECLARE_INSN(c_xor, MATCH_C_XOR, MASK_C_XOR)
|
|
DECLARE_INSN(c_or, MATCH_C_OR, MASK_C_OR)
|
|
DECLARE_INSN(c_and, MATCH_C_AND, MASK_C_AND)
|
|
DECLARE_INSN(c_subw, MATCH_C_SUBW, MASK_C_SUBW)
|
|
DECLARE_INSN(c_addw, MATCH_C_ADDW, MASK_C_ADDW)
|
|
DECLARE_INSN(c_j, MATCH_C_J, MASK_C_J)
|
|
DECLARE_INSN(c_beqz, MATCH_C_BEQZ, MASK_C_BEQZ)
|
|
DECLARE_INSN(c_bnez, MATCH_C_BNEZ, MASK_C_BNEZ)
|
|
DECLARE_INSN(c_slli, MATCH_C_SLLI, MASK_C_SLLI)
|
|
DECLARE_INSN(c_fldsp, MATCH_C_FLDSP, MASK_C_FLDSP)
|
|
DECLARE_INSN(c_lwsp, MATCH_C_LWSP, MASK_C_LWSP)
|
|
DECLARE_INSN(c_flwsp, MATCH_C_FLWSP, MASK_C_FLWSP)
|
|
DECLARE_INSN(c_mv, MATCH_C_MV, MASK_C_MV)
|
|
DECLARE_INSN(c_add, MATCH_C_ADD, MASK_C_ADD)
|
|
DECLARE_INSN(c_fsdsp, MATCH_C_FSDSP, MASK_C_FSDSP)
|
|
DECLARE_INSN(c_swsp, MATCH_C_SWSP, MASK_C_SWSP)
|
|
DECLARE_INSN(c_fswsp, MATCH_C_FSWSP, MASK_C_FSWSP)
|
|
DECLARE_INSN(c_nop, MATCH_C_NOP, MASK_C_NOP)
|
|
DECLARE_INSN(c_addi16sp, MATCH_C_ADDI16SP, MASK_C_ADDI16SP)
|
|
DECLARE_INSN(c_jr, MATCH_C_JR, MASK_C_JR)
|
|
DECLARE_INSN(c_jalr, MATCH_C_JALR, MASK_C_JALR)
|
|
DECLARE_INSN(c_ebreak, MATCH_C_EBREAK, MASK_C_EBREAK)
|
|
DECLARE_INSN(c_ld, MATCH_C_LD, MASK_C_LD)
|
|
DECLARE_INSN(c_sd, MATCH_C_SD, MASK_C_SD)
|
|
DECLARE_INSN(c_addiw, MATCH_C_ADDIW, MASK_C_ADDIW)
|
|
DECLARE_INSN(c_ldsp, MATCH_C_LDSP, MASK_C_LDSP)
|
|
DECLARE_INSN(c_sdsp, MATCH_C_SDSP, MASK_C_SDSP)
|
|
DECLARE_INSN(custom0, MATCH_CUSTOM0, MASK_CUSTOM0)
|
|
DECLARE_INSN(custom0_rs1, MATCH_CUSTOM0_RS1, MASK_CUSTOM0_RS1)
|
|
DECLARE_INSN(custom0_rs1_rs2, MATCH_CUSTOM0_RS1_RS2, MASK_CUSTOM0_RS1_RS2)
|
|
DECLARE_INSN(custom0_rd, MATCH_CUSTOM0_RD, MASK_CUSTOM0_RD)
|
|
DECLARE_INSN(custom0_rd_rs1, MATCH_CUSTOM0_RD_RS1, MASK_CUSTOM0_RD_RS1)
|
|
DECLARE_INSN(custom0_rd_rs1_rs2, MATCH_CUSTOM0_RD_RS1_RS2, MASK_CUSTOM0_RD_RS1_RS2)
|
|
DECLARE_INSN(custom1, MATCH_CUSTOM1, MASK_CUSTOM1)
|
|
DECLARE_INSN(custom1_rs1, MATCH_CUSTOM1_RS1, MASK_CUSTOM1_RS1)
|
|
DECLARE_INSN(custom1_rs1_rs2, MATCH_CUSTOM1_RS1_RS2, MASK_CUSTOM1_RS1_RS2)
|
|
DECLARE_INSN(custom1_rd, MATCH_CUSTOM1_RD, MASK_CUSTOM1_RD)
|
|
DECLARE_INSN(custom1_rd_rs1, MATCH_CUSTOM1_RD_RS1, MASK_CUSTOM1_RD_RS1)
|
|
DECLARE_INSN(custom1_rd_rs1_rs2, MATCH_CUSTOM1_RD_RS1_RS2, MASK_CUSTOM1_RD_RS1_RS2)
|
|
DECLARE_INSN(custom2, MATCH_CUSTOM2, MASK_CUSTOM2)
|
|
DECLARE_INSN(custom2_rs1, MATCH_CUSTOM2_RS1, MASK_CUSTOM2_RS1)
|
|
DECLARE_INSN(custom2_rs1_rs2, MATCH_CUSTOM2_RS1_RS2, MASK_CUSTOM2_RS1_RS2)
|
|
DECLARE_INSN(custom2_rd, MATCH_CUSTOM2_RD, MASK_CUSTOM2_RD)
|
|
DECLARE_INSN(custom2_rd_rs1, MATCH_CUSTOM2_RD_RS1, MASK_CUSTOM2_RD_RS1)
|
|
DECLARE_INSN(custom2_rd_rs1_rs2, MATCH_CUSTOM2_RD_RS1_RS2, MASK_CUSTOM2_RD_RS1_RS2)
|
|
DECLARE_INSN(custom3, MATCH_CUSTOM3, MASK_CUSTOM3)
|
|
DECLARE_INSN(custom3_rs1, MATCH_CUSTOM3_RS1, MASK_CUSTOM3_RS1)
|
|
DECLARE_INSN(custom3_rs1_rs2, MATCH_CUSTOM3_RS1_RS2, MASK_CUSTOM3_RS1_RS2)
|
|
DECLARE_INSN(custom3_rd, MATCH_CUSTOM3_RD, MASK_CUSTOM3_RD)
|
|
DECLARE_INSN(custom3_rd_rs1, MATCH_CUSTOM3_RD_RS1, MASK_CUSTOM3_RD_RS1)
|
|
DECLARE_INSN(custom3_rd_rs1_rs2, MATCH_CUSTOM3_RD_RS1_RS2, MASK_CUSTOM3_RD_RS1_RS2)
|
|
#endif
|
|
#ifdef DECLARE_CSR
|
|
DECLARE_CSR(ustatus, CSR_USTATUS)
|
|
DECLARE_CSR(uie, CSR_UIE)
|
|
DECLARE_CSR(utvec, CSR_UTVEC)
|
|
DECLARE_CSR(uscratch, CSR_USCRATCH)
|
|
DECLARE_CSR(uepc, CSR_UEPC)
|
|
DECLARE_CSR(ucause, CSR_UCAUSE)
|
|
DECLARE_CSR(utval, CSR_UTVAL)
|
|
DECLARE_CSR(uip, CSR_UIP)
|
|
DECLARE_CSR(fflags, CSR_FFLAGS)
|
|
DECLARE_CSR(frm, CSR_FRM)
|
|
DECLARE_CSR(fcsr, CSR_FCSR)
|
|
DECLARE_CSR(cycle, CSR_CYCLE)
|
|
DECLARE_CSR(time, CSR_TIME)
|
|
DECLARE_CSR(instret, CSR_INSTRET)
|
|
DECLARE_CSR(hpmcounter3, CSR_HPMCOUNTER3)
|
|
DECLARE_CSR(hpmcounter4, CSR_HPMCOUNTER4)
|
|
DECLARE_CSR(hpmcounter5, CSR_HPMCOUNTER5)
|
|
DECLARE_CSR(hpmcounter6, CSR_HPMCOUNTER6)
|
|
DECLARE_CSR(hpmcounter7, CSR_HPMCOUNTER7)
|
|
DECLARE_CSR(hpmcounter8, CSR_HPMCOUNTER8)
|
|
DECLARE_CSR(hpmcounter9, CSR_HPMCOUNTER9)
|
|
DECLARE_CSR(hpmcounter10, CSR_HPMCOUNTER10)
|
|
DECLARE_CSR(hpmcounter11, CSR_HPMCOUNTER11)
|
|
DECLARE_CSR(hpmcounter12, CSR_HPMCOUNTER12)
|
|
DECLARE_CSR(hpmcounter13, CSR_HPMCOUNTER13)
|
|
DECLARE_CSR(hpmcounter14, CSR_HPMCOUNTER14)
|
|
DECLARE_CSR(hpmcounter15, CSR_HPMCOUNTER15)
|
|
DECLARE_CSR(hpmcounter16, CSR_HPMCOUNTER16)
|
|
DECLARE_CSR(hpmcounter17, CSR_HPMCOUNTER17)
|
|
DECLARE_CSR(hpmcounter18, CSR_HPMCOUNTER18)
|
|
DECLARE_CSR(hpmcounter19, CSR_HPMCOUNTER19)
|
|
DECLARE_CSR(hpmcounter20, CSR_HPMCOUNTER20)
|
|
DECLARE_CSR(hpmcounter21, CSR_HPMCOUNTER21)
|
|
DECLARE_CSR(hpmcounter22, CSR_HPMCOUNTER22)
|
|
DECLARE_CSR(hpmcounter23, CSR_HPMCOUNTER23)
|
|
DECLARE_CSR(hpmcounter24, CSR_HPMCOUNTER24)
|
|
DECLARE_CSR(hpmcounter25, CSR_HPMCOUNTER25)
|
|
DECLARE_CSR(hpmcounter26, CSR_HPMCOUNTER26)
|
|
DECLARE_CSR(hpmcounter27, CSR_HPMCOUNTER27)
|
|
DECLARE_CSR(hpmcounter28, CSR_HPMCOUNTER28)
|
|
DECLARE_CSR(hpmcounter29, CSR_HPMCOUNTER29)
|
|
DECLARE_CSR(hpmcounter30, CSR_HPMCOUNTER30)
|
|
DECLARE_CSR(hpmcounter31, CSR_HPMCOUNTER31)
|
|
DECLARE_CSR(cycleh, CSR_CYCLEH)
|
|
DECLARE_CSR(timeh, CSR_TIMEH)
|
|
DECLARE_CSR(instreth, CSR_INSTRETH)
|
|
DECLARE_CSR(hpmcounter3h, CSR_HPMCOUNTER3H)
|
|
DECLARE_CSR(hpmcounter4h, CSR_HPMCOUNTER4H)
|
|
DECLARE_CSR(hpmcounter5h, CSR_HPMCOUNTER5H)
|
|
DECLARE_CSR(hpmcounter6h, CSR_HPMCOUNTER6H)
|
|
DECLARE_CSR(hpmcounter7h, CSR_HPMCOUNTER7H)
|
|
DECLARE_CSR(hpmcounter8h, CSR_HPMCOUNTER8H)
|
|
DECLARE_CSR(hpmcounter9h, CSR_HPMCOUNTER9H)
|
|
DECLARE_CSR(hpmcounter10h, CSR_HPMCOUNTER10H)
|
|
DECLARE_CSR(hpmcounter11h, CSR_HPMCOUNTER11H)
|
|
DECLARE_CSR(hpmcounter12h, CSR_HPMCOUNTER12H)
|
|
DECLARE_CSR(hpmcounter13h, CSR_HPMCOUNTER13H)
|
|
DECLARE_CSR(hpmcounter14h, CSR_HPMCOUNTER14H)
|
|
DECLARE_CSR(hpmcounter15h, CSR_HPMCOUNTER15H)
|
|
DECLARE_CSR(hpmcounter16h, CSR_HPMCOUNTER16H)
|
|
DECLARE_CSR(hpmcounter17h, CSR_HPMCOUNTER17H)
|
|
DECLARE_CSR(hpmcounter18h, CSR_HPMCOUNTER18H)
|
|
DECLARE_CSR(hpmcounter19h, CSR_HPMCOUNTER19H)
|
|
DECLARE_CSR(hpmcounter20h, CSR_HPMCOUNTER20H)
|
|
DECLARE_CSR(hpmcounter21h, CSR_HPMCOUNTER21H)
|
|
DECLARE_CSR(hpmcounter22h, CSR_HPMCOUNTER22H)
|
|
DECLARE_CSR(hpmcounter23h, CSR_HPMCOUNTER23H)
|
|
DECLARE_CSR(hpmcounter24h, CSR_HPMCOUNTER24H)
|
|
DECLARE_CSR(hpmcounter25h, CSR_HPMCOUNTER25H)
|
|
DECLARE_CSR(hpmcounter26h, CSR_HPMCOUNTER26H)
|
|
DECLARE_CSR(hpmcounter27h, CSR_HPMCOUNTER27H)
|
|
DECLARE_CSR(hpmcounter28h, CSR_HPMCOUNTER28H)
|
|
DECLARE_CSR(hpmcounter29h, CSR_HPMCOUNTER29H)
|
|
DECLARE_CSR(hpmcounter30h, CSR_HPMCOUNTER30H)
|
|
DECLARE_CSR(hpmcounter31h, CSR_HPMCOUNTER31H)
|
|
DECLARE_CSR(sstatus, CSR_SSTATUS)
|
|
DECLARE_CSR(sedeleg, CSR_SEDELEG)
|
|
DECLARE_CSR(sideleg, CSR_SIDELEG)
|
|
DECLARE_CSR(sie, CSR_SIE)
|
|
DECLARE_CSR(stvec, CSR_STVEC)
|
|
DECLARE_CSR(scounteren, CSR_SCOUNTEREN)
|
|
DECLARE_CSR(sscratch, CSR_SSCRATCH)
|
|
DECLARE_CSR(sepc, CSR_SEPC)
|
|
DECLARE_CSR(scause, CSR_SCAUSE)
|
|
DECLARE_CSR(stval, CSR_STVAL)
|
|
DECLARE_CSR(sip, CSR_SIP)
|
|
DECLARE_CSR(satp, CSR_SATP)
|
|
DECLARE_CSR(mvendorid, CSR_MVENDORID)
|
|
DECLARE_CSR(marchid, CSR_MARCHID)
|
|
DECLARE_CSR(mimpid, CSR_MIMPID)
|
|
DECLARE_CSR(mhartid, CSR_MHARTID)
|
|
DECLARE_CSR(mstatus, CSR_MSTATUS)
|
|
DECLARE_CSR(misa, CSR_MISA)
|
|
DECLARE_CSR(medeleg, CSR_MEDELEG)
|
|
DECLARE_CSR(mideleg, CSR_MIDELEG)
|
|
DECLARE_CSR(mie, CSR_MIE)
|
|
DECLARE_CSR(mtvec, CSR_MTVEC)
|
|
DECLARE_CSR(mcounteren, CSR_MCOUNTEREN)
|
|
DECLARE_CSR(mscratch, CSR_MSCRATCH)
|
|
DECLARE_CSR(mepc, CSR_MEPC)
|
|
DECLARE_CSR(mcause, CSR_MCAUSE)
|
|
DECLARE_CSR(mtval, CSR_MTVAL)
|
|
DECLARE_CSR(mip, CSR_MIP)
|
|
DECLARE_CSR(pmpcfg0, CSR_PMPCFG0)
|
|
DECLARE_CSR(pmpcfg1, CSR_PMPCFG1)
|
|
DECLARE_CSR(pmpcfg2, CSR_PMPCFG2)
|
|
DECLARE_CSR(pmpcfg3, CSR_PMPCFG3)
|
|
DECLARE_CSR(pmpaddr0, CSR_PMPADDR0)
|
|
DECLARE_CSR(pmpaddr1, CSR_PMPADDR1)
|
|
DECLARE_CSR(pmpaddr2, CSR_PMPADDR2)
|
|
DECLARE_CSR(pmpaddr3, CSR_PMPADDR3)
|
|
DECLARE_CSR(pmpaddr4, CSR_PMPADDR4)
|
|
DECLARE_CSR(pmpaddr5, CSR_PMPADDR5)
|
|
DECLARE_CSR(pmpaddr6, CSR_PMPADDR6)
|
|
DECLARE_CSR(pmpaddr7, CSR_PMPADDR7)
|
|
DECLARE_CSR(pmpaddr8, CSR_PMPADDR8)
|
|
DECLARE_CSR(pmpaddr9, CSR_PMPADDR9)
|
|
DECLARE_CSR(pmpaddr10, CSR_PMPADDR10)
|
|
DECLARE_CSR(pmpaddr11, CSR_PMPADDR11)
|
|
DECLARE_CSR(pmpaddr12, CSR_PMPADDR12)
|
|
DECLARE_CSR(pmpaddr13, CSR_PMPADDR13)
|
|
DECLARE_CSR(pmpaddr14, CSR_PMPADDR14)
|
|
DECLARE_CSR(pmpaddr15, CSR_PMPADDR15)
|
|
DECLARE_CSR(mcycle, CSR_MCYCLE)
|
|
DECLARE_CSR(minstret, CSR_MINSTRET)
|
|
DECLARE_CSR(mhpmcounter3, CSR_MHPMCOUNTER3)
|
|
DECLARE_CSR(mhpmcounter4, CSR_MHPMCOUNTER4)
|
|
DECLARE_CSR(mhpmcounter5, CSR_MHPMCOUNTER5)
|
|
DECLARE_CSR(mhpmcounter6, CSR_MHPMCOUNTER6)
|
|
DECLARE_CSR(mhpmcounter7, CSR_MHPMCOUNTER7)
|
|
DECLARE_CSR(mhpmcounter8, CSR_MHPMCOUNTER8)
|
|
DECLARE_CSR(mhpmcounter9, CSR_MHPMCOUNTER9)
|
|
DECLARE_CSR(mhpmcounter10, CSR_MHPMCOUNTER10)
|
|
DECLARE_CSR(mhpmcounter11, CSR_MHPMCOUNTER11)
|
|
DECLARE_CSR(mhpmcounter12, CSR_MHPMCOUNTER12)
|
|
DECLARE_CSR(mhpmcounter13, CSR_MHPMCOUNTER13)
|
|
DECLARE_CSR(mhpmcounter14, CSR_MHPMCOUNTER14)
|
|
DECLARE_CSR(mhpmcounter15, CSR_MHPMCOUNTER15)
|
|
DECLARE_CSR(mhpmcounter16, CSR_MHPMCOUNTER16)
|
|
DECLARE_CSR(mhpmcounter17, CSR_MHPMCOUNTER17)
|
|
DECLARE_CSR(mhpmcounter18, CSR_MHPMCOUNTER18)
|
|
DECLARE_CSR(mhpmcounter19, CSR_MHPMCOUNTER19)
|
|
DECLARE_CSR(mhpmcounter20, CSR_MHPMCOUNTER20)
|
|
DECLARE_CSR(mhpmcounter21, CSR_MHPMCOUNTER21)
|
|
DECLARE_CSR(mhpmcounter22, CSR_MHPMCOUNTER22)
|
|
DECLARE_CSR(mhpmcounter23, CSR_MHPMCOUNTER23)
|
|
DECLARE_CSR(mhpmcounter24, CSR_MHPMCOUNTER24)
|
|
DECLARE_CSR(mhpmcounter25, CSR_MHPMCOUNTER25)
|
|
DECLARE_CSR(mhpmcounter26, CSR_MHPMCOUNTER26)
|
|
DECLARE_CSR(mhpmcounter27, CSR_MHPMCOUNTER27)
|
|
DECLARE_CSR(mhpmcounter28, CSR_MHPMCOUNTER28)
|
|
DECLARE_CSR(mhpmcounter29, CSR_MHPMCOUNTER29)
|
|
DECLARE_CSR(mhpmcounter30, CSR_MHPMCOUNTER30)
|
|
DECLARE_CSR(mhpmcounter31, CSR_MHPMCOUNTER31)
|
|
DECLARE_CSR(mcycleh, CSR_MCYCLEH)
|
|
DECLARE_CSR(minstreth, CSR_MINSTRETH)
|
|
DECLARE_CSR(mhpmcounter3h, CSR_MHPMCOUNTER3H)
|
|
DECLARE_CSR(mhpmcounter4h, CSR_MHPMCOUNTER4H)
|
|
DECLARE_CSR(mhpmcounter5h, CSR_MHPMCOUNTER5H)
|
|
DECLARE_CSR(mhpmcounter6h, CSR_MHPMCOUNTER6H)
|
|
DECLARE_CSR(mhpmcounter7h, CSR_MHPMCOUNTER7H)
|
|
DECLARE_CSR(mhpmcounter8h, CSR_MHPMCOUNTER8H)
|
|
DECLARE_CSR(mhpmcounter9h, CSR_MHPMCOUNTER9H)
|
|
DECLARE_CSR(mhpmcounter10h, CSR_MHPMCOUNTER10H)
|
|
DECLARE_CSR(mhpmcounter11h, CSR_MHPMCOUNTER11H)
|
|
DECLARE_CSR(mhpmcounter12h, CSR_MHPMCOUNTER12H)
|
|
DECLARE_CSR(mhpmcounter13h, CSR_MHPMCOUNTER13H)
|
|
DECLARE_CSR(mhpmcounter14h, CSR_MHPMCOUNTER14H)
|
|
DECLARE_CSR(mhpmcounter15h, CSR_MHPMCOUNTER15H)
|
|
DECLARE_CSR(mhpmcounter16h, CSR_MHPMCOUNTER16H)
|
|
DECLARE_CSR(mhpmcounter17h, CSR_MHPMCOUNTER17H)
|
|
DECLARE_CSR(mhpmcounter18h, CSR_MHPMCOUNTER18H)
|
|
DECLARE_CSR(mhpmcounter19h, CSR_MHPMCOUNTER19H)
|
|
DECLARE_CSR(mhpmcounter20h, CSR_MHPMCOUNTER20H)
|
|
DECLARE_CSR(mhpmcounter21h, CSR_MHPMCOUNTER21H)
|
|
DECLARE_CSR(mhpmcounter22h, CSR_MHPMCOUNTER22H)
|
|
DECLARE_CSR(mhpmcounter23h, CSR_MHPMCOUNTER23H)
|
|
DECLARE_CSR(mhpmcounter24h, CSR_MHPMCOUNTER24H)
|
|
DECLARE_CSR(mhpmcounter25h, CSR_MHPMCOUNTER25H)
|
|
DECLARE_CSR(mhpmcounter26h, CSR_MHPMCOUNTER26H)
|
|
DECLARE_CSR(mhpmcounter27h, CSR_MHPMCOUNTER27H)
|
|
DECLARE_CSR(mhpmcounter28h, CSR_MHPMCOUNTER28H)
|
|
DECLARE_CSR(mhpmcounter29h, CSR_MHPMCOUNTER29H)
|
|
DECLARE_CSR(mhpmcounter30h, CSR_MHPMCOUNTER30H)
|
|
DECLARE_CSR(mhpmcounter31h, CSR_MHPMCOUNTER31H)
|
|
DECLARE_CSR(mhpmevent3, CSR_MHPMEVENT3)
|
|
DECLARE_CSR(mhpmevent4, CSR_MHPMEVENT4)
|
|
DECLARE_CSR(mhpmevent5, CSR_MHPMEVENT5)
|
|
DECLARE_CSR(mhpmevent6, CSR_MHPMEVENT6)
|
|
DECLARE_CSR(mhpmevent7, CSR_MHPMEVENT7)
|
|
DECLARE_CSR(mhpmevent8, CSR_MHPMEVENT8)
|
|
DECLARE_CSR(mhpmevent9, CSR_MHPMEVENT9)
|
|
DECLARE_CSR(mhpmevent10, CSR_MHPMEVENT10)
|
|
DECLARE_CSR(mhpmevent11, CSR_MHPMEVENT11)
|
|
DECLARE_CSR(mhpmevent12, CSR_MHPMEVENT12)
|
|
DECLARE_CSR(mhpmevent13, CSR_MHPMEVENT13)
|
|
DECLARE_CSR(mhpmevent14, CSR_MHPMEVENT14)
|
|
DECLARE_CSR(mhpmevent15, CSR_MHPMEVENT15)
|
|
DECLARE_CSR(mhpmevent16, CSR_MHPMEVENT16)
|
|
DECLARE_CSR(mhpmevent17, CSR_MHPMEVENT17)
|
|
DECLARE_CSR(mhpmevent18, CSR_MHPMEVENT18)
|
|
DECLARE_CSR(mhpmevent19, CSR_MHPMEVENT19)
|
|
DECLARE_CSR(mhpmevent20, CSR_MHPMEVENT20)
|
|
DECLARE_CSR(mhpmevent21, CSR_MHPMEVENT21)
|
|
DECLARE_CSR(mhpmevent22, CSR_MHPMEVENT22)
|
|
DECLARE_CSR(mhpmevent23, CSR_MHPMEVENT23)
|
|
DECLARE_CSR(mhpmevent24, CSR_MHPMEVENT24)
|
|
DECLARE_CSR(mhpmevent25, CSR_MHPMEVENT25)
|
|
DECLARE_CSR(mhpmevent26, CSR_MHPMEVENT26)
|
|
DECLARE_CSR(mhpmevent27, CSR_MHPMEVENT27)
|
|
DECLARE_CSR(mhpmevent28, CSR_MHPMEVENT28)
|
|
DECLARE_CSR(mhpmevent29, CSR_MHPMEVENT29)
|
|
DECLARE_CSR(mhpmevent30, CSR_MHPMEVENT30)
|
|
DECLARE_CSR(mhpmevent31, CSR_MHPMEVENT31)
|
|
DECLARE_CSR(tselect, CSR_TSELECT)
|
|
DECLARE_CSR(tdata1, CSR_TDATA1)
|
|
DECLARE_CSR(tdata2, CSR_TDATA2)
|
|
DECLARE_CSR(tdata3, CSR_TDATA3)
|
|
DECLARE_CSR(dcsr, CSR_DCSR)
|
|
DECLARE_CSR(dpc, CSR_DPC)
|
|
DECLARE_CSR(dscratch, CSR_DSCRATCH)
|
|
/* These registers are present in priv spec 1.9.1, dropped in 1.10. */
|
|
DECLARE_CSR(hstatus, CSR_HSTATUS)
|
|
DECLARE_CSR(hedeleg, CSR_HEDELEG)
|
|
DECLARE_CSR(hideleg, CSR_HIDELEG)
|
|
DECLARE_CSR(hie, CSR_HIE)
|
|
DECLARE_CSR(htvec, CSR_HTVEC)
|
|
DECLARE_CSR(hscratch, CSR_HSCRATCH)
|
|
DECLARE_CSR(hepc, CSR_HEPC)
|
|
DECLARE_CSR(hcause, CSR_HCAUSE)
|
|
DECLARE_CSR(hbadaddr, CSR_HBADADDR)
|
|
DECLARE_CSR(hip, CSR_HIP)
|
|
DECLARE_CSR(mbase, CSR_MBASE)
|
|
DECLARE_CSR(mbound, CSR_MBOUND)
|
|
DECLARE_CSR(mibase, CSR_MIBASE)
|
|
DECLARE_CSR(mibound, CSR_MIBOUND)
|
|
DECLARE_CSR(mdbase, CSR_MDBASE)
|
|
DECLARE_CSR(mdbound, CSR_MDBOUND)
|
|
DECLARE_CSR(mucounteren, CSR_MUCOUNTEREN)
|
|
DECLARE_CSR(mscounteren, CSR_MSCOUNTEREN)
|
|
DECLARE_CSR(mhcounteren, CSR_MHCOUNTEREN)
|
|
#endif
|
|
#ifdef DECLARE_CSR_ALIAS
|
|
/* Ubadaddr is 0x043 in 1.9.1, but 0x043 is utval in 1.10. */
|
|
DECLARE_CSR_ALIAS(ubadaddr, CSR_UTVAL)
|
|
/* Sbadaddr is 0x143 in 1.9.1, but 0x143 is stval in 1.10. */
|
|
DECLARE_CSR_ALIAS(sbadaddr, CSR_STVAL)
|
|
/* Sptbr is 0x180 in 1.9.1, but 0x180 is satp in 1.10. */
|
|
DECLARE_CSR_ALIAS(sptbr, CSR_SATP)
|
|
/* Mbadaddr is 0x343 in 1.9.1, but 0x343 is mtval in 1.10. */
|
|
DECLARE_CSR_ALIAS(mbadaddr, CSR_MTVAL)
|
|
#endif
|
|
#ifdef DECLARE_CAUSE
|
|
DECLARE_CAUSE("misaligned fetch", CAUSE_MISALIGNED_FETCH)
|
|
DECLARE_CAUSE("fault fetch", CAUSE_FAULT_FETCH)
|
|
DECLARE_CAUSE("illegal instruction", CAUSE_ILLEGAL_INSTRUCTION)
|
|
DECLARE_CAUSE("breakpoint", CAUSE_BREAKPOINT)
|
|
DECLARE_CAUSE("misaligned load", CAUSE_MISALIGNED_LOAD)
|
|
DECLARE_CAUSE("fault load", CAUSE_FAULT_LOAD)
|
|
DECLARE_CAUSE("misaligned store", CAUSE_MISALIGNED_STORE)
|
|
DECLARE_CAUSE("fault store", CAUSE_FAULT_STORE)
|
|
DECLARE_CAUSE("user_ecall", CAUSE_USER_ECALL)
|
|
DECLARE_CAUSE("supervisor_ecall", CAUSE_SUPERVISOR_ECALL)
|
|
DECLARE_CAUSE("hypervisor_ecall", CAUSE_HYPERVISOR_ECALL)
|
|
DECLARE_CAUSE("machine_ecall", CAUSE_MACHINE_ECALL)
|
|
#endif
|