244 lines
9.0 KiB
Plaintext
244 lines
9.0 KiB
Plaintext
// i386 register table.
|
|
// Copyright 2007, 2008
|
|
// Free Software Foundation, Inc.
|
|
//
|
|
// This file is part of the GNU opcodes library.
|
|
//
|
|
// This library is free software; you can redistribute it and/or modify
|
|
// it under the terms of the GNU General Public License as published by
|
|
// the Free Software Foundation; either version 3, or (at your option)
|
|
// any later version.
|
|
//
|
|
// It is distributed in the hope that it will be useful, but WITHOUT
|
|
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
|
// or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
|
|
// License for more details.
|
|
//
|
|
// You should have received a copy of the GNU General Public License
|
|
// along with GAS; see the file COPYING. If not, write to the Free
|
|
// Software Foundation, 51 Franklin Street - Fifth Floor, Boston, MA
|
|
// 02110-1301, USA.
|
|
|
|
// Make %st first as we test for it.
|
|
st, FloatReg|FloatAcc, 0, 0, 11, 33
|
|
// 8 bit regs
|
|
al, Reg8|Acc|Byte, 0, 0, Dw2Inval, Dw2Inval
|
|
cl, Reg8|ShiftCount, 0, 1, Dw2Inval, Dw2Inval
|
|
dl, Reg8, 0, 2, Dw2Inval, Dw2Inval
|
|
bl, Reg8, 0, 3, Dw2Inval, Dw2Inval
|
|
ah, Reg8, 0, 4, Dw2Inval, Dw2Inval
|
|
ch, Reg8, 0, 5, Dw2Inval, Dw2Inval
|
|
dh, Reg8, 0, 6, Dw2Inval, Dw2Inval
|
|
bh, Reg8, 0, 7, Dw2Inval, Dw2Inval
|
|
axl, Reg8|Acc|Byte, RegRex64, 0, Dw2Inval, Dw2Inval
|
|
cxl, Reg8, RegRex64, 1, Dw2Inval, Dw2Inval
|
|
dxl, Reg8, RegRex64, 2, Dw2Inval, Dw2Inval
|
|
bxl, Reg8, RegRex64, 3, Dw2Inval, Dw2Inval
|
|
spl, Reg8, RegRex64, 4, Dw2Inval, Dw2Inval
|
|
bpl, Reg8, RegRex64, 5, Dw2Inval, Dw2Inval
|
|
sil, Reg8, RegRex64, 6, Dw2Inval, Dw2Inval
|
|
dil, Reg8, RegRex64, 7, Dw2Inval, Dw2Inval
|
|
r8b, Reg8, RegRex|RegRex64, 0, Dw2Inval, Dw2Inval
|
|
r9b, Reg8, RegRex|RegRex64, 1, Dw2Inval, Dw2Inval
|
|
r10b, Reg8, RegRex|RegRex64, 2, Dw2Inval, Dw2Inval
|
|
r11b, Reg8, RegRex|RegRex64, 3, Dw2Inval, Dw2Inval
|
|
r12b, Reg8, RegRex|RegRex64, 4, Dw2Inval, Dw2Inval
|
|
r13b, Reg8, RegRex|RegRex64, 5, Dw2Inval, Dw2Inval
|
|
r14b, Reg8, RegRex|RegRex64, 6, Dw2Inval, Dw2Inval
|
|
r15b, Reg8, RegRex|RegRex64, 7, Dw2Inval, Dw2Inval
|
|
// 16 bit regs
|
|
ax, Reg16|Acc|Word, 0, 0, Dw2Inval, Dw2Inval
|
|
cx, Reg16, 0, 1, Dw2Inval, Dw2Inval
|
|
dx, Reg16|InOutPortReg, 0, 2, Dw2Inval, Dw2Inval
|
|
bx, Reg16|BaseIndex, 0, 3, Dw2Inval, Dw2Inval
|
|
sp, Reg16, 0, 4, Dw2Inval, Dw2Inval
|
|
bp, Reg16|BaseIndex, 0, 5, Dw2Inval, Dw2Inval
|
|
si, Reg16|BaseIndex, 0, 6, Dw2Inval, Dw2Inval
|
|
di, Reg16|BaseIndex, 0, 7, Dw2Inval, Dw2Inval
|
|
r8w, Reg16, RegRex, 0, Dw2Inval, Dw2Inval
|
|
r9w, Reg16, RegRex, 1, Dw2Inval, Dw2Inval
|
|
r10w, Reg16, RegRex, 2, Dw2Inval, Dw2Inval
|
|
r11w, Reg16, RegRex, 3, Dw2Inval, Dw2Inval
|
|
r12w, Reg16, RegRex, 4, Dw2Inval, Dw2Inval
|
|
r13w, Reg16, RegRex, 5, Dw2Inval, Dw2Inval
|
|
r14w, Reg16, RegRex, 6, Dw2Inval, Dw2Inval
|
|
r15w, Reg16, RegRex, 7, Dw2Inval, Dw2Inval
|
|
// 32 bit regs
|
|
eax, Reg32|BaseIndex|Acc|Dword, 0, 0, 0, Dw2Inval
|
|
ecx, Reg32|BaseIndex, 0, 1, 1, Dw2Inval
|
|
edx, Reg32|BaseIndex, 0, 2, 2, Dw2Inval
|
|
ebx, Reg32|BaseIndex, 0, 3, 3, Dw2Inval
|
|
esp, Reg32, 0, 4, 4, Dw2Inval
|
|
ebp, Reg32|BaseIndex, 0, 5, 5, Dw2Inval
|
|
esi, Reg32|BaseIndex, 0, 6, 6, Dw2Inval
|
|
edi, Reg32|BaseIndex, 0, 7, 7, Dw2Inval
|
|
r8d, Reg32|BaseIndex, RegRex, 0, Dw2Inval, Dw2Inval
|
|
r9d, Reg32|BaseIndex, RegRex, 1, Dw2Inval, Dw2Inval
|
|
r10d, Reg32|BaseIndex, RegRex, 2, Dw2Inval, Dw2Inval
|
|
r11d, Reg32|BaseIndex, RegRex, 3, Dw2Inval, Dw2Inval
|
|
r12d, Reg32|BaseIndex, RegRex, 4, Dw2Inval, Dw2Inval
|
|
r13d, Reg32|BaseIndex, RegRex, 5, Dw2Inval, Dw2Inval
|
|
r14d, Reg32|BaseIndex, RegRex, 6, Dw2Inval, Dw2Inval
|
|
r15d, Reg32|BaseIndex, RegRex, 7, Dw2Inval, Dw2Inval
|
|
rax, Reg64|BaseIndex|Acc|Qword, 0, 0, Dw2Inval, 0
|
|
rcx, Reg64|BaseIndex, 0, 1, Dw2Inval, 2
|
|
rdx, Reg64|BaseIndex, 0, 2, Dw2Inval, 1
|
|
rbx, Reg64|BaseIndex, 0, 3, Dw2Inval, 3
|
|
rsp, Reg64, 0, 4, Dw2Inval, 7
|
|
rbp, Reg64|BaseIndex, 0, 5, Dw2Inval, 6
|
|
rsi, Reg64|BaseIndex, 0, 6, Dw2Inval, 4
|
|
rdi, Reg64|BaseIndex, 0, 7, Dw2Inval, 5
|
|
r8, Reg64|BaseIndex, RegRex, 0, Dw2Inval, 8
|
|
r9, Reg64|BaseIndex, RegRex, 1, Dw2Inval, 9
|
|
r10, Reg64|BaseIndex, RegRex, 2, Dw2Inval, 10
|
|
r11, Reg64|BaseIndex, RegRex, 3, Dw2Inval, 11
|
|
r12, Reg64|BaseIndex, RegRex, 4, Dw2Inval, 12
|
|
r13, Reg64|BaseIndex, RegRex, 5, Dw2Inval, 13
|
|
r14, Reg64|BaseIndex, RegRex, 6, Dw2Inval, 14
|
|
r15, Reg64|BaseIndex, RegRex, 7, Dw2Inval, 15
|
|
// Segment registers.
|
|
es, SReg2, 0, 0, 40, 50
|
|
cs, SReg2, 0, 1, 41, 51
|
|
ss, SReg2, 0, 2, 42, 52
|
|
ds, SReg2, 0, 3, 43, 53
|
|
fs, SReg3, 0, 4, 44, 54
|
|
gs, SReg3, 0, 5, 45, 55
|
|
flat, SReg3, 0, RegFlat, Dw2Inval, Dw2Inval
|
|
// Control registers.
|
|
cr0, Control, 0, 0, Dw2Inval, Dw2Inval
|
|
cr1, Control, 0, 1, Dw2Inval, Dw2Inval
|
|
cr2, Control, 0, 2, Dw2Inval, Dw2Inval
|
|
cr3, Control, 0, 3, Dw2Inval, Dw2Inval
|
|
cr4, Control, 0, 4, Dw2Inval, Dw2Inval
|
|
cr5, Control, 0, 5, Dw2Inval, Dw2Inval
|
|
cr6, Control, 0, 6, Dw2Inval, Dw2Inval
|
|
cr7, Control, 0, 7, Dw2Inval, Dw2Inval
|
|
cr8, Control, RegRex, 0, Dw2Inval, Dw2Inval
|
|
cr9, Control, RegRex, 1, Dw2Inval, Dw2Inval
|
|
cr10, Control, RegRex, 2, Dw2Inval, Dw2Inval
|
|
cr11, Control, RegRex, 3, Dw2Inval, Dw2Inval
|
|
cr12, Control, RegRex, 4, Dw2Inval, Dw2Inval
|
|
cr13, Control, RegRex, 5, Dw2Inval, Dw2Inval
|
|
cr14, Control, RegRex, 6, Dw2Inval, Dw2Inval
|
|
cr15, Control, RegRex, 7, Dw2Inval, Dw2Inval
|
|
// Debug registers.
|
|
db0, Debug, 0, 0, Dw2Inval, Dw2Inval
|
|
db1, Debug, 0, 1, Dw2Inval, Dw2Inval
|
|
db2, Debug, 0, 2, Dw2Inval, Dw2Inval
|
|
db3, Debug, 0, 3, Dw2Inval, Dw2Inval
|
|
db4, Debug, 0, 4, Dw2Inval, Dw2Inval
|
|
db5, Debug, 0, 5, Dw2Inval, Dw2Inval
|
|
db6, Debug, 0, 6, Dw2Inval, Dw2Inval
|
|
db7, Debug, 0, 7, Dw2Inval, Dw2Inval
|
|
db8, Debug, RegRex, 0, Dw2Inval, Dw2Inval
|
|
db9, Debug, RegRex, 1, Dw2Inval, Dw2Inval
|
|
db10, Debug, RegRex, 2, Dw2Inval, Dw2Inval
|
|
db11, Debug, RegRex, 3, Dw2Inval, Dw2Inval
|
|
db12, Debug, RegRex, 4, Dw2Inval, Dw2Inval
|
|
db13, Debug, RegRex, 5, Dw2Inval, Dw2Inval
|
|
db14, Debug, RegRex, 6, Dw2Inval, Dw2Inval
|
|
db15, Debug, RegRex, 7, Dw2Inval, Dw2Inval
|
|
dr0, Debug, 0, 0, Dw2Inval, Dw2Inval
|
|
dr1, Debug, 0, 1, Dw2Inval, Dw2Inval
|
|
dr2, Debug, 0, 2, Dw2Inval, Dw2Inval
|
|
dr3, Debug, 0, 3, Dw2Inval, Dw2Inval
|
|
dr4, Debug, 0, 4, Dw2Inval, Dw2Inval
|
|
dr5, Debug, 0, 5, Dw2Inval, Dw2Inval
|
|
dr6, Debug, 0, 6, Dw2Inval, Dw2Inval
|
|
dr7, Debug, 0, 7, Dw2Inval, Dw2Inval
|
|
dr8, Debug, RegRex, 0, Dw2Inval, Dw2Inval
|
|
dr9, Debug, RegRex, 1, Dw2Inval, Dw2Inval
|
|
dr10, Debug, RegRex, 2, Dw2Inval, Dw2Inval
|
|
dr11, Debug, RegRex, 3, Dw2Inval, Dw2Inval
|
|
dr12, Debug, RegRex, 4, Dw2Inval, Dw2Inval
|
|
dr13, Debug, RegRex, 5, Dw2Inval, Dw2Inval
|
|
dr14, Debug, RegRex, 6, Dw2Inval, Dw2Inval
|
|
dr15, Debug, RegRex, 7, Dw2Inval, Dw2Inval
|
|
// Test registers.
|
|
tr0, Test, 0, 0, Dw2Inval, Dw2Inval
|
|
tr1, Test, 0, 1, Dw2Inval, Dw2Inval
|
|
tr2, Test, 0, 2, Dw2Inval, Dw2Inval
|
|
tr3, Test, 0, 3, Dw2Inval, Dw2Inval
|
|
tr4, Test, 0, 4, Dw2Inval, Dw2Inval
|
|
tr5, Test, 0, 5, Dw2Inval, Dw2Inval
|
|
tr6, Test, 0, 6, Dw2Inval, Dw2Inval
|
|
tr7, Test, 0, 7, Dw2Inval, Dw2Inval
|
|
// MMX and simd registers.
|
|
mm0, RegMMX, 0, 0, 29, 41
|
|
mm1, RegMMX, 0, 1, 30, 42
|
|
mm2, RegMMX, 0, 2, 31, 43
|
|
mm3, RegMMX, 0, 3, 32, 44
|
|
mm4, RegMMX, 0, 4, 33, 45
|
|
mm5, RegMMX, 0, 5, 34, 46
|
|
mm6, RegMMX, 0, 6, 35, 47
|
|
mm7, RegMMX, 0, 7, 36, 48
|
|
xmm0, RegXMM, 0, 0, 21, 17
|
|
xmm1, RegXMM, 0, 1, 22, 18
|
|
xmm2, RegXMM, 0, 2, 23, 19
|
|
xmm3, RegXMM, 0, 3, 24, 20
|
|
xmm4, RegXMM, 0, 4, 25, 21
|
|
xmm5, RegXMM, 0, 5, 26, 22
|
|
xmm6, RegXMM, 0, 6, 27, 23
|
|
xmm7, RegXMM, 0, 7, 28, 24
|
|
xmm8, RegXMM, RegRex, 0, Dw2Inval, 25
|
|
xmm9, RegXMM, RegRex, 1, Dw2Inval, 26
|
|
xmm10, RegXMM, RegRex, 2, Dw2Inval, 27
|
|
xmm11, RegXMM, RegRex, 3, Dw2Inval, 28
|
|
xmm12, RegXMM, RegRex, 4, Dw2Inval, 29
|
|
xmm13, RegXMM, RegRex, 5, Dw2Inval, 30
|
|
xmm14, RegXMM, RegRex, 6, Dw2Inval, 31
|
|
xmm15, RegXMM, RegRex, 7, Dw2Inval, 32
|
|
// AVX registers.
|
|
ymm0, RegYMM, 0, 0, Dw2Inval, Dw2Inval
|
|
ymm1, RegYMM, 0, 1, Dw2Inval, Dw2Inval
|
|
ymm2, RegYMM, 0, 2, Dw2Inval, Dw2Inval
|
|
ymm3, RegYMM, 0, 3, Dw2Inval, Dw2Inval
|
|
ymm4, RegYMM, 0, 4, Dw2Inval, Dw2Inval
|
|
ymm5, RegYMM, 0, 5, Dw2Inval, Dw2Inval
|
|
ymm6, RegYMM, 0, 6, Dw2Inval, Dw2Inval
|
|
ymm7, RegYMM, 0, 7, Dw2Inval, Dw2Inval
|
|
ymm8, RegYMM, RegRex, 0, Dw2Inval, Dw2Inval
|
|
ymm9, RegYMM, RegRex, 1, Dw2Inval, Dw2Inval
|
|
ymm10, RegYMM, RegRex, 2, Dw2Inval, Dw2Inval
|
|
ymm11, RegYMM, RegRex, 3, Dw2Inval, Dw2Inval
|
|
ymm12, RegYMM, RegRex, 4, Dw2Inval, Dw2Inval
|
|
ymm13, RegYMM, RegRex, 5, Dw2Inval, Dw2Inval
|
|
ymm14, RegYMM, RegRex, 6, Dw2Inval, Dw2Inval
|
|
ymm15, RegYMM, RegRex, 7, Dw2Inval, Dw2Inval
|
|
// No type will make these registers rejected for all purposes except
|
|
// for addressing. This saves creating one extra type for RIP/EIP.
|
|
rip, BaseIndex, RegRex64, RegRip, Dw2Inval, 16
|
|
eip, BaseIndex, RegRex64, RegEip, 8, Dw2Inval
|
|
// No type will make these registers rejected for all purposes except
|
|
// for addressing.
|
|
riz, BaseIndex, RegRex64, RegRiz, Dw2Inval, Dw2Inval
|
|
eiz, BaseIndex, 0, RegEiz, Dw2Inval, Dw2Inval
|
|
// fp regs.
|
|
st(0), FloatReg|FloatAcc, 0, 0, 11, 33
|
|
st(1), FloatReg, 0, 1, 12, 34
|
|
st(2), FloatReg, 0, 2, 13, 35
|
|
st(3), FloatReg, 0, 3, 14, 36
|
|
st(4), FloatReg, 0, 4, 15, 37
|
|
st(5), FloatReg, 0, 5, 16, 38
|
|
st(6), FloatReg, 0, 6, 17, 39
|
|
st(7), FloatReg, 0, 7, 18, 40
|
|
// Pseudo-register names only used in .cfi_* directives
|
|
eflags, 0, 0, 0, 9, 49
|
|
rflags, 0, 0, 0, Dw2Inval, 49
|
|
fs.base, 0, 0, 0, Dw2Inval, 58
|
|
gs.base, 0, 0, 0, Dw2Inval, 59
|
|
tr, 0, 0, 0, 48, 62
|
|
ldtr, 0, 0, 0, 49, 63
|
|
// st0...7 for backward compatibility
|
|
st0, 0, 0, 0, 11, 33
|
|
st1, 0, 0, 1, 12, 34
|
|
st2, 0, 0, 2, 13, 35
|
|
st3, 0, 0, 3, 14, 36
|
|
st4, 0, 0, 4, 15, 37
|
|
st5, 0, 0, 5, 16, 38
|
|
st6, 0, 0, 6, 17, 39
|
|
st7, 0, 0, 7, 18, 40
|
|
fcw, 0, 0, 0, 37, 65
|
|
fsw, 0, 0, 0, 38, 66
|
|
mxcsr, 0, 0, 0, 39, 64
|