b8a9943dd4
(extract.o): Pass -DSCACHE_P.
* mloop.in (extract{16,32}): Update call to m32r_decode.
* arch.h,cpu.h,cpuall.h,decode.[ch]: Regenerate.
* extract.c,model.c,sem-switch.c,sem.c: Regenerate.
* sim-main.h: #include "ansidecl.h".
Don't include cpu-opc.h, done by arch.h.
start-sanitize-m32rx
* Makefile.in (M32RX_OBJS): Build m32rx support now.
(m32rx.o): New rule.
* m32r-sim.h (m32rx_h_cr_[gs]et): Define.
* m32rx.c (m32rx_{fetch,store}_register): Update {get,set} of PC.
(m32rx_h_accums_get): New function.
* mloopx.in: Update call to m32rx_decode. Rewrite exec loop.
* cpux.h,decodex.[ch],modelx.c,readx.c,semx.c: Regenerate.
end-sanitize-m32rx
64 lines
1.8 KiB
C
64 lines
1.8 KiB
C
/* Simulator header for m32r.
|
|
|
|
This file is machine generated with CGEN.
|
|
|
|
Copyright (C) 1996, 1997, 1998 Free Software Foundation, Inc.
|
|
|
|
This file is part of the GNU Simulators.
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 2, or (at your option)
|
|
any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License along
|
|
with this program; if not, write to the Free Software Foundation, Inc.,
|
|
59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
|
|
|
|
*/
|
|
|
|
#ifndef M32R_ARCH_H
|
|
#define M32R_ARCH_H
|
|
|
|
#include "m32r-opc.h"
|
|
|
|
#define TARGET_BIG_ENDIAN 1
|
|
|
|
/* Shorthand macro for fetching registers. */
|
|
#define CPU(x) (CPU_CGEN_HW (current_cpu)->x)
|
|
|
|
/* Enum declaration for mode types. */
|
|
typedef enum mode_type {
|
|
MODE_VM, MODE_BI, MODE_QI, MODE_HI
|
|
, MODE_SI, MODE_DI, MODE_UBI, MODE_UQI
|
|
, MODE_UHI, MODE_USI, MODE_UDI, MODE_SF
|
|
, MODE_DF, MODE_XF, MODE_TF, MODE_MAX
|
|
} MODE_TYPE;
|
|
|
|
#define MAX_MODES ((int) MODE_MAX)
|
|
|
|
/* Return name of instruction numbered INSN. */
|
|
#define INSN_NAME(insn) (m32r_cgen_insn_table_entries[insn].name)
|
|
|
|
/* Enum declaration for model types. */
|
|
typedef enum model_type {
|
|
MODEL_M32R_D, MODEL_TEST, MODEL_M32RX, MODEL_MAX
|
|
} MODEL_TYPE;
|
|
|
|
#define MAX_MODELS ((int) MODEL_MAX)
|
|
|
|
/* Enum declaration for unit types. */
|
|
typedef enum unit_type {
|
|
UNIT_NONE, UNIT_M32R_D_U_STORE, UNIT_M32R_D_U_LOAD, UNIT_M32R_D_U_EXEC
|
|
, UNIT_TEST_U_EXEC, UNIT_M32RX_U_EXEC, UNIT_MAX
|
|
} UNIT_TYPE;
|
|
|
|
#define MAX_UNITS (1)
|
|
|
|
#endif /* M32R_ARCH_H */
|