Richard Sandiford 9752cf1b67 [include/opcode/]
* mips.h: Update comment for new opcodes.
	(OP_MASK_VECBYTE, OP_SH_VECBYTE): New.
	(OP_MASK_VECALIGN, OP_SH_VECALIGN): New.
	(INSN_4111, INSN_4120, INSN_5400, INSN_5500): New.
	(CPU_VR4120, CPU_VR5400, CPU_VR5500): New.
	(OPCODE_IS_MEMBER): Handle the new CPU_* values and INSN_* flags.
	Don't match CPU_R4111 with INSN_4100.

[opcodes/]
	* mips-dis.c (print_insn_arg): Handle '[', ']', 'e' and '%'.
	(mips_isa_type): Handle bfd_mach_mips4120, bfd_mach_mips5400
	and bfd_mach_mips5500.
	* mips-opc.c (V1): Include INSN_4111 and INSN_4120.
	(N411, N412, N5, N54, N55): New convenience defines.
	(mips_builtin_opcodes): Add vr4120, vr5400 and vr5500 opcodes.
	Change dmadd16 and madd16 from V1 to N411.
2002-09-30 11:58:10 +00:00
..
2001-09-18 10:00:23 +00:00
2002-08-28 10:38:51 +00:00
2002-09-30 11:53:56 +00:00
2002-09-30 11:58:10 +00:00
2001-08-29 20:03:08 +00:00
2002-08-08 03:50:18 +00:00
2001-01-09 21:05:35 +00:00
2002-09-27 19:29:18 +00:00
2000-12-19 22:01:20 +00:00
2002-06-25 01:03:52 +00:00
2002-04-01 22:01:20 +00:00
2002-06-25 01:03:52 +00:00
2002-03-06 06:29:42 +00:00
1999-05-03 07:29:11 +00:00
1999-05-03 07:29:11 +00:00
1999-05-03 07:29:11 +00:00
1999-05-03 07:29:11 +00:00
2002-06-24 17:39:28 +00:00
2002-06-25 01:03:52 +00:00
2000-07-05 19:28:06 +00:00
2002-06-25 01:03:52 +00:00
2001-10-24 20:32:09 +00:00
2002-06-25 01:03:52 +00:00
2002-06-25 01:03:52 +00:00
2001-05-08 14:35:18 +00:00
2002-04-17 01:03:04 +00:00
2001-08-02 23:27:47 +00:00