2007-02-11 18:31:01 +01:00
|
|
|
/* linux/arch/arm/mach-s3c2440/irq.c
|
2005-07-26 20:20:27 +02:00
|
|
|
*
|
2009-11-13 23:54:13 +01:00
|
|
|
* Copyright (c) 2003-2004 Simtec Electronics
|
2005-07-26 20:20:27 +02:00
|
|
|
* Ben Dooks <ben@simtec.co.uk>
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
* (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/ioport.h>
|
2011-12-22 01:01:38 +01:00
|
|
|
#include <linux/device.h>
|
2008-09-06 13:10:45 +02:00
|
|
|
#include <linux/io.h>
|
2005-07-26 20:20:27 +02:00
|
|
|
|
2008-08-05 17:14:15 +02:00
|
|
|
#include <mach/hardware.h>
|
2005-07-26 20:20:27 +02:00
|
|
|
#include <asm/irq.h>
|
|
|
|
|
|
|
|
#include <asm/mach/irq.h>
|
|
|
|
|
2008-08-05 17:14:15 +02:00
|
|
|
#include <mach/regs-irq.h>
|
|
|
|
#include <mach/regs-gpio.h>
|
2005-07-26 20:20:27 +02:00
|
|
|
|
2008-10-07 23:26:09 +02:00
|
|
|
#include <plat/cpu.h>
|
|
|
|
#include <plat/pm.h>
|
|
|
|
#include <plat/irq.h>
|
2005-07-26 20:20:27 +02:00
|
|
|
|
|
|
|
/* WDT/AC97 */
|
|
|
|
|
|
|
|
static void s3c_irq_demux_wdtac97(unsigned int irq,
|
2006-11-23 12:41:32 +01:00
|
|
|
struct irq_desc *desc)
|
2005-07-26 20:20:27 +02:00
|
|
|
{
|
|
|
|
unsigned int subsrc, submsk;
|
|
|
|
|
|
|
|
/* read the current pending interrupts, and the mask
|
|
|
|
* for what it is available */
|
|
|
|
|
|
|
|
subsrc = __raw_readl(S3C2410_SUBSRCPND);
|
|
|
|
submsk = __raw_readl(S3C2410_INTSUBMSK);
|
|
|
|
|
|
|
|
subsrc &= ~submsk;
|
|
|
|
subsrc >>= 13;
|
|
|
|
subsrc &= 3;
|
|
|
|
|
|
|
|
if (subsrc != 0) {
|
|
|
|
if (subsrc & 1) {
|
2008-10-09 14:36:24 +02:00
|
|
|
generic_handle_irq(IRQ_S3C2440_WDT);
|
2005-07-26 20:20:27 +02:00
|
|
|
}
|
|
|
|
if (subsrc & 2) {
|
2008-10-09 14:36:24 +02:00
|
|
|
generic_handle_irq(IRQ_S3C2440_AC97);
|
2005-07-26 20:20:27 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
#define INTMSK_WDT (1UL << (IRQ_WDT - IRQ_EINT0))
|
|
|
|
|
|
|
|
static void
|
2011-01-03 11:15:54 +01:00
|
|
|
s3c_irq_wdtac97_mask(struct irq_data *data)
|
2005-07-26 20:20:27 +02:00
|
|
|
{
|
2011-01-03 11:15:54 +01:00
|
|
|
s3c_irqsub_mask(data->irq, INTMSK_WDT, 3 << 13);
|
2005-07-26 20:20:27 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
2011-01-03 11:15:54 +01:00
|
|
|
s3c_irq_wdtac97_unmask(struct irq_data *data)
|
2005-07-26 20:20:27 +02:00
|
|
|
{
|
2011-01-03 11:15:54 +01:00
|
|
|
s3c_irqsub_unmask(data->irq, INTMSK_WDT);
|
2005-07-26 20:20:27 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
2011-01-03 11:15:54 +01:00
|
|
|
s3c_irq_wdtac97_ack(struct irq_data *data)
|
2005-07-26 20:20:27 +02:00
|
|
|
{
|
2011-01-03 11:15:54 +01:00
|
|
|
s3c_irqsub_maskack(data->irq, INTMSK_WDT, 3 << 13);
|
2005-07-26 20:20:27 +02:00
|
|
|
}
|
|
|
|
|
2006-11-23 12:41:32 +01:00
|
|
|
static struct irq_chip s3c_irq_wdtac97 = {
|
2011-01-03 11:15:54 +01:00
|
|
|
.irq_mask = s3c_irq_wdtac97_mask,
|
|
|
|
.irq_unmask = s3c_irq_wdtac97_unmask,
|
|
|
|
.irq_ack = s3c_irq_wdtac97_ack,
|
2005-07-26 20:20:27 +02:00
|
|
|
};
|
|
|
|
|
2012-01-27 07:35:25 +01:00
|
|
|
static int s3c2440_irq_add(struct device *dev, struct subsys_interface *sif)
|
2005-07-26 20:20:27 +02:00
|
|
|
{
|
|
|
|
unsigned int irqno;
|
|
|
|
|
|
|
|
printk("S3C2440: IRQ Support\n");
|
|
|
|
|
|
|
|
/* add new chained handler for wdt, ac7 */
|
|
|
|
|
2011-03-24 13:35:09 +01:00
|
|
|
irq_set_chip_and_handler(IRQ_WDT, &s3c_irq_level_chip,
|
|
|
|
handle_level_irq);
|
2011-03-24 13:25:22 +01:00
|
|
|
irq_set_chained_handler(IRQ_WDT, s3c_irq_demux_wdtac97);
|
2005-07-26 20:20:27 +02:00
|
|
|
|
|
|
|
for (irqno = IRQ_S3C2440_WDT; irqno <= IRQ_S3C2440_AC97; irqno++) {
|
2011-03-24 13:35:09 +01:00
|
|
|
irq_set_chip_and_handler(irqno, &s3c_irq_wdtac97,
|
|
|
|
handle_level_irq);
|
2005-07-26 20:20:27 +02:00
|
|
|
set_irq_flags(irqno, IRQF_VALID);
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2011-12-22 01:01:38 +01:00
|
|
|
static struct subsys_interface s3c2440_irq_interface = {
|
|
|
|
.name = "s3c2440_irq",
|
|
|
|
.subsys = &s3c2440_subsys,
|
|
|
|
.add_dev = s3c2440_irq_add,
|
2005-07-26 20:20:27 +02:00
|
|
|
};
|
|
|
|
|
2006-06-19 00:06:41 +02:00
|
|
|
static int s3c2440_irq_init(void)
|
2005-07-26 20:20:27 +02:00
|
|
|
{
|
2011-12-22 01:01:38 +01:00
|
|
|
return subsys_interface_register(&s3c2440_irq_interface);
|
2005-07-26 20:20:27 +02:00
|
|
|
}
|
|
|
|
|
2006-06-19 00:06:41 +02:00
|
|
|
arch_initcall(s3c2440_irq_init);
|
2005-07-26 20:20:27 +02:00
|
|
|
|