2005-04-17 00:20:36 +02:00
|
|
|
/*
|
2007-02-07 18:18:05 +01:00
|
|
|
* linux/drivers/ide/pci/hpt366.c Version 0.50 May 28, 2006
|
2005-04-17 00:20:36 +02:00
|
|
|
*
|
|
|
|
* Copyright (C) 1999-2003 Andre Hedrick <andre@linux-ide.org>
|
|
|
|
* Portions Copyright (C) 2001 Sun Microsystems, Inc.
|
|
|
|
* Portions Copyright (C) 2003 Red Hat Inc
|
2006-12-13 09:35:47 +01:00
|
|
|
* Portions Copyright (C) 2005-2006 MontaVista Software, Inc.
|
2005-04-17 00:20:36 +02:00
|
|
|
*
|
|
|
|
* Thanks to HighPoint Technologies for their assistance, and hardware.
|
|
|
|
* Special Thanks to Jon Burchmore in SanDiego for the deep pockets, his
|
|
|
|
* donation of an ABit BP6 mainboard, processor, and memory acellerated
|
|
|
|
* development and support.
|
|
|
|
*
|
2005-06-28 00:24:27 +02:00
|
|
|
*
|
2006-12-13 09:35:47 +01:00
|
|
|
* HighPoint has its own drivers (open source except for the RAID part)
|
|
|
|
* available from http://www.highpoint-tech.com/BIOS%20+%20Driver/.
|
|
|
|
* This may be useful to anyone wanting to work on this driver, however do not
|
|
|
|
* trust them too much since the code tends to become less and less meaningful
|
|
|
|
* as the time passes... :-/
|
2005-06-28 00:24:27 +02:00
|
|
|
*
|
2005-04-17 00:20:36 +02:00
|
|
|
* Note that final HPT370 support was done by force extraction of GPL.
|
|
|
|
*
|
|
|
|
* - add function for getting/setting power status of drive
|
|
|
|
* - the HPT370's state machine can get confused. reset it before each dma
|
|
|
|
* xfer to prevent that from happening.
|
|
|
|
* - reset state engine whenever we get an error.
|
|
|
|
* - check for busmaster state at end of dma.
|
|
|
|
* - use new highpoint timings.
|
|
|
|
* - detect bus speed using highpoint register.
|
|
|
|
* - use pll if we don't have a clock table. added a 66MHz table that's
|
|
|
|
* just 2x the 33MHz table.
|
|
|
|
* - removed turnaround. NOTE: we never want to switch between pll and
|
|
|
|
* pci clocks as the chip can glitch in those cases. the highpoint
|
|
|
|
* approved workaround slows everything down too much to be useful. in
|
|
|
|
* addition, we would have to serialize access to each chip.
|
|
|
|
* Adrian Sun <a.sun@sun.com>
|
|
|
|
*
|
|
|
|
* add drive timings for 66MHz PCI bus,
|
|
|
|
* fix ATA Cable signal detection, fix incorrect /proc info
|
|
|
|
* add /proc display for per-drive PIO/DMA/UDMA mode and
|
|
|
|
* per-channel ATA-33/66 Cable detect.
|
|
|
|
* Duncan Laurie <void@sun.com>
|
|
|
|
*
|
|
|
|
* fixup /proc output for multiple controllers
|
|
|
|
* Tim Hockin <thockin@sun.com>
|
|
|
|
*
|
|
|
|
* On hpt366:
|
|
|
|
* Reset the hpt366 on error, reset on dma
|
|
|
|
* Fix disabling Fast Interrupt hpt366.
|
|
|
|
* Mike Waychison <crlf@sun.com>
|
|
|
|
*
|
|
|
|
* Added support for 372N clocking and clock switching. The 372N needs
|
|
|
|
* different clocks on read/write. This requires overloading rw_disk and
|
|
|
|
* other deeply crazy things. Thanks to <http://www.hoerstreich.de> for
|
|
|
|
* keeping me sane.
|
|
|
|
* Alan Cox <alan@redhat.com>
|
|
|
|
*
|
2006-12-13 09:35:47 +01:00
|
|
|
* - fix the clock turnaround code: it was writing to the wrong ports when
|
|
|
|
* called for the secondary channel, caching the current clock mode per-
|
|
|
|
* channel caused the cached register value to get out of sync with the
|
|
|
|
* actual one, the channels weren't serialized, the turnaround shouldn't
|
|
|
|
* be done on 66 MHz PCI bus
|
|
|
|
* - avoid calibrating PLL twice as the second time results in a wrong PCI
|
|
|
|
* frequency and thus in the wrong timings for the secondary channel
|
2007-02-07 18:17:37 +01:00
|
|
|
* - disable UltraATA/133 for HPT372 and UltraATA/100 for HPT370 by default
|
|
|
|
* as the ATA clock being used does not allow for this speed anyway
|
2006-12-13 09:35:47 +01:00
|
|
|
* - add support for HPT302N and HPT371N clocking (the same as for HPT372N)
|
|
|
|
* - HPT371/N are single channel chips, so avoid touching the primary channel
|
|
|
|
* which exists only virtually (there's no pins for it)
|
2006-12-13 09:35:49 +01:00
|
|
|
* - fix/remove bad/unused timing tables and use one set of tables for the whole
|
|
|
|
* HPT37x chip family; save space by introducing the separate transfer mode
|
|
|
|
* table in which the mode lookup is done
|
2006-12-13 09:35:52 +01:00
|
|
|
* - use f_CNT value saved by the HighPoint BIOS as reading it directly gives
|
|
|
|
* the wrong PCI frequency since DPLL has already been calibrated by BIOS
|
2006-12-13 09:35:50 +01:00
|
|
|
* - fix the hotswap code: it caused RESET- to glitch when tristating the bus,
|
|
|
|
* and for HPT36x the obsolete HDIO_TRISTATE_HWIF handler was called instead
|
2006-12-13 09:35:51 +01:00
|
|
|
* - pass to init_chipset() handlers a copy of the IDE PCI device structure as
|
|
|
|
* they tamper with its fields
|
2007-02-07 18:17:51 +01:00
|
|
|
* - prefix the driver startup messages with the real chip name
|
|
|
|
* - claim the extra 240 bytes of I/O space for all chips
|
2007-02-07 18:17:37 +01:00
|
|
|
* - optimize the rate masking/filtering and the drive list lookup code
|
2007-02-07 18:17:54 +01:00
|
|
|
* - use pci_get_slot() to get to the function 1 of HPT36x/374
|
2007-02-07 18:18:05 +01:00
|
|
|
* - cache the channel's MCRs' offset; only touch the relevant MCR when detecting
|
|
|
|
* the cable type on HPT374's function 1
|
|
|
|
* - rename all the register related variables consistently
|
|
|
|
* - make HPT36x's speedproc handler look the same way as HPT37x ones; fix the
|
|
|
|
* PIO timing register mask for HPT37x
|
2006-12-13 09:35:47 +01:00
|
|
|
* <source@mvista.com>
|
|
|
|
*
|
2005-04-17 00:20:36 +02:00
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/timer.h>
|
|
|
|
#include <linux/mm.h>
|
|
|
|
#include <linux/ioport.h>
|
|
|
|
#include <linux/blkdev.h>
|
|
|
|
#include <linux/hdreg.h>
|
|
|
|
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/pci.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/ide.h>
|
|
|
|
|
|
|
|
#include <asm/uaccess.h>
|
|
|
|
#include <asm/io.h>
|
|
|
|
#include <asm/irq.h>
|
|
|
|
|
|
|
|
/* various tuning parameters */
|
|
|
|
#define HPT_RESET_STATE_ENGINE
|
2006-12-13 09:35:47 +01:00
|
|
|
#undef HPT_DELAY_INTERRUPT
|
|
|
|
#define HPT_SERIALIZE_IO 0
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
static const char *quirk_drives[] = {
|
|
|
|
"QUANTUM FIREBALLlct08 08",
|
|
|
|
"QUANTUM FIREBALLP KA6.4",
|
|
|
|
"QUANTUM FIREBALLP LM20.4",
|
|
|
|
"QUANTUM FIREBALLP LM20.5",
|
|
|
|
NULL
|
|
|
|
};
|
|
|
|
|
|
|
|
static const char *bad_ata100_5[] = {
|
|
|
|
"IBM-DTLA-307075",
|
|
|
|
"IBM-DTLA-307060",
|
|
|
|
"IBM-DTLA-307045",
|
|
|
|
"IBM-DTLA-307030",
|
|
|
|
"IBM-DTLA-307020",
|
|
|
|
"IBM-DTLA-307015",
|
|
|
|
"IBM-DTLA-305040",
|
|
|
|
"IBM-DTLA-305030",
|
|
|
|
"IBM-DTLA-305020",
|
|
|
|
"IC35L010AVER07-0",
|
|
|
|
"IC35L020AVER07-0",
|
|
|
|
"IC35L030AVER07-0",
|
|
|
|
"IC35L040AVER07-0",
|
|
|
|
"IC35L060AVER07-0",
|
|
|
|
"WDC AC310200R",
|
|
|
|
NULL
|
|
|
|
};
|
|
|
|
|
|
|
|
static const char *bad_ata66_4[] = {
|
|
|
|
"IBM-DTLA-307075",
|
|
|
|
"IBM-DTLA-307060",
|
|
|
|
"IBM-DTLA-307045",
|
|
|
|
"IBM-DTLA-307030",
|
|
|
|
"IBM-DTLA-307020",
|
|
|
|
"IBM-DTLA-307015",
|
|
|
|
"IBM-DTLA-305040",
|
|
|
|
"IBM-DTLA-305030",
|
|
|
|
"IBM-DTLA-305020",
|
|
|
|
"IC35L010AVER07-0",
|
|
|
|
"IC35L020AVER07-0",
|
|
|
|
"IC35L030AVER07-0",
|
|
|
|
"IC35L040AVER07-0",
|
|
|
|
"IC35L060AVER07-0",
|
|
|
|
"WDC AC310200R",
|
|
|
|
NULL
|
|
|
|
};
|
|
|
|
|
|
|
|
static const char *bad_ata66_3[] = {
|
|
|
|
"WDC AC310200R",
|
|
|
|
NULL
|
|
|
|
};
|
|
|
|
|
|
|
|
static const char *bad_ata33[] = {
|
|
|
|
"Maxtor 92720U8", "Maxtor 92040U6", "Maxtor 91360U4", "Maxtor 91020U3", "Maxtor 90845U3", "Maxtor 90650U2",
|
|
|
|
"Maxtor 91360D8", "Maxtor 91190D7", "Maxtor 91020D6", "Maxtor 90845D5", "Maxtor 90680D4", "Maxtor 90510D3", "Maxtor 90340D2",
|
|
|
|
"Maxtor 91152D8", "Maxtor 91008D7", "Maxtor 90845D6", "Maxtor 90840D6", "Maxtor 90720D5", "Maxtor 90648D5", "Maxtor 90576D4",
|
|
|
|
"Maxtor 90510D4",
|
|
|
|
"Maxtor 90432D3", "Maxtor 90288D2", "Maxtor 90256D2",
|
|
|
|
"Maxtor 91000D8", "Maxtor 90910D8", "Maxtor 90875D7", "Maxtor 90840D7", "Maxtor 90750D6", "Maxtor 90625D5", "Maxtor 90500D4",
|
|
|
|
"Maxtor 91728D8", "Maxtor 91512D7", "Maxtor 91303D6", "Maxtor 91080D5", "Maxtor 90845D4", "Maxtor 90680D4", "Maxtor 90648D3", "Maxtor 90432D2",
|
|
|
|
NULL
|
|
|
|
};
|
|
|
|
|
2006-12-13 09:35:49 +01:00
|
|
|
static u8 xfer_speeds[] = {
|
|
|
|
XFER_UDMA_6,
|
|
|
|
XFER_UDMA_5,
|
|
|
|
XFER_UDMA_4,
|
|
|
|
XFER_UDMA_3,
|
|
|
|
XFER_UDMA_2,
|
|
|
|
XFER_UDMA_1,
|
|
|
|
XFER_UDMA_0,
|
|
|
|
|
|
|
|
XFER_MW_DMA_2,
|
|
|
|
XFER_MW_DMA_1,
|
|
|
|
XFER_MW_DMA_0,
|
|
|
|
|
|
|
|
XFER_PIO_4,
|
|
|
|
XFER_PIO_3,
|
|
|
|
XFER_PIO_2,
|
|
|
|
XFER_PIO_1,
|
|
|
|
XFER_PIO_0
|
2005-04-17 00:20:36 +02:00
|
|
|
};
|
|
|
|
|
2006-12-13 09:35:49 +01:00
|
|
|
/* Key for bus clock timings
|
|
|
|
* 36x 37x
|
|
|
|
* bits bits
|
|
|
|
* 0:3 0:3 data_high_time. Inactive time of DIOW_/DIOR_ for PIO and MW DMA.
|
|
|
|
* cycles = value + 1
|
|
|
|
* 4:7 4:8 data_low_time. Active time of DIOW_/DIOR_ for PIO and MW DMA.
|
|
|
|
* cycles = value + 1
|
|
|
|
* 8:11 9:12 cmd_high_time. Inactive time of DIOW_/DIOR_ during task file
|
|
|
|
* register access.
|
|
|
|
* 12:15 13:17 cmd_low_time. Active time of DIOW_/DIOR_ during task file
|
|
|
|
* register access.
|
|
|
|
* 16:18 18:20 udma_cycle_time. Clock cycles for UDMA xfer.
|
|
|
|
* - 21 CLK frequency: 0=ATA clock, 1=dual ATA clock.
|
|
|
|
* 19:21 22:24 pre_high_time. Time to initialize the 1st cycle for PIO and
|
|
|
|
* MW DMA xfer.
|
|
|
|
* 22:24 25:27 cmd_pre_high_time. Time to initialize the 1st PIO cycle for
|
|
|
|
* task file register access.
|
|
|
|
* 28 28 UDMA enable.
|
|
|
|
* 29 29 DMA enable.
|
|
|
|
* 30 30 PIO MST enable. If set, the chip is in bus master mode during
|
|
|
|
* PIO xfer.
|
|
|
|
* 31 31 FIFO enable.
|
2005-04-17 00:20:36 +02:00
|
|
|
*/
|
|
|
|
|
2006-12-13 09:35:49 +01:00
|
|
|
static u32 forty_base_hpt36x[] = {
|
|
|
|
/* XFER_UDMA_6 */ 0x900fd943,
|
|
|
|
/* XFER_UDMA_5 */ 0x900fd943,
|
|
|
|
/* XFER_UDMA_4 */ 0x900fd943,
|
|
|
|
/* XFER_UDMA_3 */ 0x900ad943,
|
|
|
|
/* XFER_UDMA_2 */ 0x900bd943,
|
|
|
|
/* XFER_UDMA_1 */ 0x9008d943,
|
|
|
|
/* XFER_UDMA_0 */ 0x9008d943,
|
|
|
|
|
|
|
|
/* XFER_MW_DMA_2 */ 0xa008d943,
|
|
|
|
/* XFER_MW_DMA_1 */ 0xa010d955,
|
|
|
|
/* XFER_MW_DMA_0 */ 0xa010d9fc,
|
|
|
|
|
|
|
|
/* XFER_PIO_4 */ 0xc008d963,
|
|
|
|
/* XFER_PIO_3 */ 0xc010d974,
|
|
|
|
/* XFER_PIO_2 */ 0xc010d997,
|
|
|
|
/* XFER_PIO_1 */ 0xc010d9c7,
|
|
|
|
/* XFER_PIO_0 */ 0xc018d9d9
|
2005-04-17 00:20:36 +02:00
|
|
|
};
|
|
|
|
|
2006-12-13 09:35:49 +01:00
|
|
|
static u32 thirty_three_base_hpt36x[] = {
|
|
|
|
/* XFER_UDMA_6 */ 0x90c9a731,
|
|
|
|
/* XFER_UDMA_5 */ 0x90c9a731,
|
|
|
|
/* XFER_UDMA_4 */ 0x90c9a731,
|
|
|
|
/* XFER_UDMA_3 */ 0x90cfa731,
|
|
|
|
/* XFER_UDMA_2 */ 0x90caa731,
|
|
|
|
/* XFER_UDMA_1 */ 0x90cba731,
|
|
|
|
/* XFER_UDMA_0 */ 0x90c8a731,
|
|
|
|
|
|
|
|
/* XFER_MW_DMA_2 */ 0xa0c8a731,
|
|
|
|
/* XFER_MW_DMA_1 */ 0xa0c8a732, /* 0xa0c8a733 */
|
|
|
|
/* XFER_MW_DMA_0 */ 0xa0c8a797,
|
|
|
|
|
|
|
|
/* XFER_PIO_4 */ 0xc0c8a731,
|
|
|
|
/* XFER_PIO_3 */ 0xc0c8a742,
|
|
|
|
/* XFER_PIO_2 */ 0xc0d0a753,
|
|
|
|
/* XFER_PIO_1 */ 0xc0d0a7a3, /* 0xc0d0a793 */
|
|
|
|
/* XFER_PIO_0 */ 0xc0d0a7aa /* 0xc0d0a7a7 */
|
2005-04-17 00:20:36 +02:00
|
|
|
};
|
|
|
|
|
2006-12-13 09:35:49 +01:00
|
|
|
static u32 twenty_five_base_hpt36x[] = {
|
|
|
|
/* XFER_UDMA_6 */ 0x90c98521,
|
|
|
|
/* XFER_UDMA_5 */ 0x90c98521,
|
|
|
|
/* XFER_UDMA_4 */ 0x90c98521,
|
|
|
|
/* XFER_UDMA_3 */ 0x90cf8521,
|
|
|
|
/* XFER_UDMA_2 */ 0x90cf8521,
|
|
|
|
/* XFER_UDMA_1 */ 0x90cb8521,
|
|
|
|
/* XFER_UDMA_0 */ 0x90cb8521,
|
|
|
|
|
|
|
|
/* XFER_MW_DMA_2 */ 0xa0ca8521,
|
|
|
|
/* XFER_MW_DMA_1 */ 0xa0ca8532,
|
|
|
|
/* XFER_MW_DMA_0 */ 0xa0ca8575,
|
|
|
|
|
|
|
|
/* XFER_PIO_4 */ 0xc0ca8521,
|
|
|
|
/* XFER_PIO_3 */ 0xc0ca8532,
|
|
|
|
/* XFER_PIO_2 */ 0xc0ca8542,
|
|
|
|
/* XFER_PIO_1 */ 0xc0d08572,
|
|
|
|
/* XFER_PIO_0 */ 0xc0d08585
|
2005-04-17 00:20:36 +02:00
|
|
|
};
|
|
|
|
|
2006-12-13 09:35:49 +01:00
|
|
|
static u32 thirty_three_base_hpt37x[] = {
|
|
|
|
/* XFER_UDMA_6 */ 0x12446231, /* 0x12646231 ?? */
|
|
|
|
/* XFER_UDMA_5 */ 0x12446231,
|
|
|
|
/* XFER_UDMA_4 */ 0x12446231,
|
|
|
|
/* XFER_UDMA_3 */ 0x126c6231,
|
|
|
|
/* XFER_UDMA_2 */ 0x12486231,
|
|
|
|
/* XFER_UDMA_1 */ 0x124c6233,
|
|
|
|
/* XFER_UDMA_0 */ 0x12506297,
|
|
|
|
|
|
|
|
/* XFER_MW_DMA_2 */ 0x22406c31,
|
|
|
|
/* XFER_MW_DMA_1 */ 0x22406c33,
|
|
|
|
/* XFER_MW_DMA_0 */ 0x22406c97,
|
|
|
|
|
|
|
|
/* XFER_PIO_4 */ 0x06414e31,
|
|
|
|
/* XFER_PIO_3 */ 0x06414e42,
|
|
|
|
/* XFER_PIO_2 */ 0x06414e53,
|
|
|
|
/* XFER_PIO_1 */ 0x06814e93,
|
|
|
|
/* XFER_PIO_0 */ 0x06814ea7
|
2005-04-17 00:20:36 +02:00
|
|
|
};
|
|
|
|
|
2006-12-13 09:35:49 +01:00
|
|
|
static u32 fifty_base_hpt37x[] = {
|
|
|
|
/* XFER_UDMA_6 */ 0x12848242,
|
|
|
|
/* XFER_UDMA_5 */ 0x12848242,
|
|
|
|
/* XFER_UDMA_4 */ 0x12ac8242,
|
|
|
|
/* XFER_UDMA_3 */ 0x128c8242,
|
|
|
|
/* XFER_UDMA_2 */ 0x120c8242,
|
|
|
|
/* XFER_UDMA_1 */ 0x12148254,
|
|
|
|
/* XFER_UDMA_0 */ 0x121882ea,
|
|
|
|
|
|
|
|
/* XFER_MW_DMA_2 */ 0x22808242,
|
|
|
|
/* XFER_MW_DMA_1 */ 0x22808254,
|
|
|
|
/* XFER_MW_DMA_0 */ 0x228082ea,
|
|
|
|
|
|
|
|
/* XFER_PIO_4 */ 0x0a81f442,
|
|
|
|
/* XFER_PIO_3 */ 0x0a81f443,
|
|
|
|
/* XFER_PIO_2 */ 0x0a81f454,
|
|
|
|
/* XFER_PIO_1 */ 0x0ac1f465,
|
|
|
|
/* XFER_PIO_0 */ 0x0ac1f48a
|
2005-04-17 00:20:36 +02:00
|
|
|
};
|
|
|
|
|
2006-12-13 09:35:49 +01:00
|
|
|
static u32 sixty_six_base_hpt37x[] = {
|
|
|
|
/* XFER_UDMA_6 */ 0x1c869c62,
|
|
|
|
/* XFER_UDMA_5 */ 0x1cae9c62, /* 0x1c8a9c62 */
|
|
|
|
/* XFER_UDMA_4 */ 0x1c8a9c62,
|
|
|
|
/* XFER_UDMA_3 */ 0x1c8e9c62,
|
|
|
|
/* XFER_UDMA_2 */ 0x1c929c62,
|
|
|
|
/* XFER_UDMA_1 */ 0x1c9a9c62,
|
|
|
|
/* XFER_UDMA_0 */ 0x1c829c62,
|
|
|
|
|
|
|
|
/* XFER_MW_DMA_2 */ 0x2c829c62,
|
|
|
|
/* XFER_MW_DMA_1 */ 0x2c829c66,
|
|
|
|
/* XFER_MW_DMA_0 */ 0x2c829d2e,
|
|
|
|
|
|
|
|
/* XFER_PIO_4 */ 0x0c829c62,
|
|
|
|
/* XFER_PIO_3 */ 0x0c829c84,
|
|
|
|
/* XFER_PIO_2 */ 0x0c829ca6,
|
|
|
|
/* XFER_PIO_1 */ 0x0d029d26,
|
|
|
|
/* XFER_PIO_0 */ 0x0d029d5e
|
2005-04-17 00:20:36 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
#define HPT366_DEBUG_DRIVE_INFO 0
|
|
|
|
#define HPT374_ALLOW_ATA133_6 0
|
|
|
|
#define HPT371_ALLOW_ATA133_6 0
|
|
|
|
#define HPT302_ALLOW_ATA133_6 0
|
2006-12-13 09:35:47 +01:00
|
|
|
#define HPT372_ALLOW_ATA133_6 0
|
2007-02-07 18:17:37 +01:00
|
|
|
#define HPT370_ALLOW_ATA100_5 0
|
2005-04-17 00:20:36 +02:00
|
|
|
#define HPT366_ALLOW_ATA66_4 1
|
|
|
|
#define HPT366_ALLOW_ATA66_3 1
|
|
|
|
#define HPT366_MAX_DEVS 8
|
|
|
|
|
|
|
|
#define F_LOW_PCI_33 0x23
|
|
|
|
#define F_LOW_PCI_40 0x29
|
|
|
|
#define F_LOW_PCI_50 0x2d
|
|
|
|
#define F_LOW_PCI_66 0x42
|
|
|
|
|
2005-06-28 00:24:27 +02:00
|
|
|
/*
|
|
|
|
* Hold all the highpoint quirks and revision information in one
|
|
|
|
* place.
|
|
|
|
*/
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2005-06-28 00:24:27 +02:00
|
|
|
struct hpt_info
|
|
|
|
{
|
|
|
|
u8 max_mode; /* Speeds allowed */
|
2007-02-07 18:17:37 +01:00
|
|
|
u8 revision; /* Chipset revision */
|
|
|
|
u8 flags; /* Chipset properties */
|
2005-06-28 00:24:27 +02:00
|
|
|
#define PLL_MODE 1
|
2006-12-13 09:35:47 +01:00
|
|
|
#define IS_3xxN 2
|
|
|
|
#define PCI_66MHZ 4
|
2005-06-28 00:24:27 +02:00
|
|
|
/* Speed table */
|
2006-12-13 09:35:49 +01:00
|
|
|
u32 *speed;
|
2005-06-28 00:24:27 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
/*
|
2007-02-07 18:17:37 +01:00
|
|
|
* This wants fixing so that we do everything not by revision
|
2005-06-28 00:24:27 +02:00
|
|
|
* (which breaks on the newest chips) but by creating an
|
|
|
|
* enumeration of chip variants and using that
|
|
|
|
*/
|
|
|
|
|
2007-02-07 18:17:37 +01:00
|
|
|
static __devinit u8 hpt_revision(struct pci_dev *dev)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
2007-02-07 18:17:37 +01:00
|
|
|
u8 rev = 0;
|
|
|
|
|
|
|
|
pci_read_config_byte(dev, PCI_REVISION_ID, &rev);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
switch(dev->device) {
|
|
|
|
/* Remap new 372N onto 372 */
|
|
|
|
case PCI_DEVICE_ID_TTI_HPT372N:
|
2007-02-07 18:17:37 +01:00
|
|
|
rev = PCI_DEVICE_ID_TTI_HPT372;
|
|
|
|
break;
|
2005-04-17 00:20:36 +02:00
|
|
|
case PCI_DEVICE_ID_TTI_HPT374:
|
2007-02-07 18:17:37 +01:00
|
|
|
rev = PCI_DEVICE_ID_TTI_HPT374;
|
|
|
|
break;
|
2005-04-17 00:20:36 +02:00
|
|
|
case PCI_DEVICE_ID_TTI_HPT371:
|
2007-02-07 18:17:37 +01:00
|
|
|
rev = PCI_DEVICE_ID_TTI_HPT371;
|
|
|
|
break;
|
2005-04-17 00:20:36 +02:00
|
|
|
case PCI_DEVICE_ID_TTI_HPT302:
|
2007-02-07 18:17:37 +01:00
|
|
|
rev = PCI_DEVICE_ID_TTI_HPT302;
|
|
|
|
break;
|
2005-04-17 00:20:36 +02:00
|
|
|
case PCI_DEVICE_ID_TTI_HPT372:
|
2007-02-07 18:17:37 +01:00
|
|
|
rev = PCI_DEVICE_ID_TTI_HPT372;
|
|
|
|
break;
|
2005-04-17 00:20:36 +02:00
|
|
|
default:
|
|
|
|
break;
|
|
|
|
}
|
2007-02-07 18:17:37 +01:00
|
|
|
return rev;
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
2007-02-07 18:17:37 +01:00
|
|
|
static int check_in_drive_list(ide_drive_t *drive, const char **list)
|
|
|
|
{
|
|
|
|
struct hd_driveid *id = drive->id;
|
|
|
|
|
|
|
|
while (*list)
|
|
|
|
if (!strcmp(*list++,id->model))
|
|
|
|
return 1;
|
|
|
|
return 0;
|
|
|
|
}
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-02-07 18:17:37 +01:00
|
|
|
static u8 hpt3xx_ratemask(ide_drive_t *drive)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
2007-02-07 18:17:37 +01:00
|
|
|
struct hpt_info *info = ide_get_hwifdata(HWIF(drive));
|
|
|
|
u8 mode = info->max_mode;
|
|
|
|
|
2005-06-28 00:24:27 +02:00
|
|
|
if (!eighty_ninty_three(drive) && mode)
|
2005-04-17 00:20:36 +02:00
|
|
|
mode = min(mode, (u8)1);
|
|
|
|
return mode;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Note for the future; the SATA hpt37x we must set
|
|
|
|
* either PIO or UDMA modes 0,4,5
|
|
|
|
*/
|
|
|
|
|
2007-02-07 18:17:37 +01:00
|
|
|
static u8 hpt3xx_ratefilter(ide_drive_t *drive, u8 speed)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
2007-02-07 18:17:37 +01:00
|
|
|
struct hpt_info *info = ide_get_hwifdata(HWIF(drive));
|
2005-04-17 00:20:36 +02:00
|
|
|
u8 mode = hpt3xx_ratemask(drive);
|
|
|
|
|
|
|
|
if (drive->media != ide_disk)
|
|
|
|
return min(speed, (u8)XFER_PIO_4);
|
|
|
|
|
2007-02-07 18:17:37 +01:00
|
|
|
switch (mode) {
|
2005-04-17 00:20:36 +02:00
|
|
|
case 0x04:
|
|
|
|
speed = min(speed, (u8)XFER_UDMA_6);
|
|
|
|
break;
|
|
|
|
case 0x03:
|
|
|
|
speed = min(speed, (u8)XFER_UDMA_5);
|
2005-06-28 00:24:27 +02:00
|
|
|
if (info->revision >= 5)
|
2005-04-17 00:20:36 +02:00
|
|
|
break;
|
2007-02-07 18:17:37 +01:00
|
|
|
if (!check_in_drive_list(drive, bad_ata100_5))
|
|
|
|
goto check_bad_ata33;
|
|
|
|
/* fall thru */
|
2005-04-17 00:20:36 +02:00
|
|
|
case 0x02:
|
2007-02-07 18:17:37 +01:00
|
|
|
speed = min_t(u8, speed, XFER_UDMA_4);
|
2005-04-17 00:20:36 +02:00
|
|
|
/*
|
|
|
|
* CHECK ME, Does this need to be set to 5 ??
|
|
|
|
*/
|
2005-06-28 00:24:27 +02:00
|
|
|
if (info->revision >= 3)
|
2007-02-07 18:17:37 +01:00
|
|
|
goto check_bad_ata33;
|
|
|
|
if (HPT366_ALLOW_ATA66_4 &&
|
|
|
|
!check_in_drive_list(drive, bad_ata66_4))
|
|
|
|
goto check_bad_ata33;
|
|
|
|
|
2007-02-07 18:17:37 +01:00
|
|
|
speed = min_t(u8, speed, XFER_UDMA_3);
|
2007-02-07 18:17:37 +01:00
|
|
|
if (HPT366_ALLOW_ATA66_3 &&
|
|
|
|
!check_in_drive_list(drive, bad_ata66_3))
|
|
|
|
goto check_bad_ata33;
|
|
|
|
/* fall thru */
|
2005-04-17 00:20:36 +02:00
|
|
|
case 0x01:
|
2007-02-07 18:17:37 +01:00
|
|
|
speed = min_t(u8, speed, XFER_UDMA_2);
|
2007-02-07 18:17:37 +01:00
|
|
|
|
|
|
|
check_bad_ata33:
|
|
|
|
if (info->revision >= 4)
|
2005-04-17 00:20:36 +02:00
|
|
|
break;
|
2007-02-07 18:17:37 +01:00
|
|
|
if (!check_in_drive_list(drive, bad_ata33))
|
|
|
|
break;
|
|
|
|
/* fall thru */
|
2005-04-17 00:20:36 +02:00
|
|
|
case 0x00:
|
|
|
|
default:
|
2007-02-07 18:17:37 +01:00
|
|
|
speed = min_t(u8, speed, XFER_MW_DMA_2);
|
2005-04-17 00:20:36 +02:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
return speed;
|
|
|
|
}
|
|
|
|
|
2006-12-13 09:35:49 +01:00
|
|
|
static u32 pci_bus_clock_list(u8 speed, u32 *chipset_table)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
2006-12-13 09:35:49 +01:00
|
|
|
int i;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Lookup the transfer mode table to get the index into
|
|
|
|
* the timing table.
|
|
|
|
*
|
|
|
|
* NOTE: For XFER_PIO_SLOW, PIO mode 0 timings will be used.
|
|
|
|
*/
|
|
|
|
for (i = 0; i < ARRAY_SIZE(xfer_speeds) - 1; i++)
|
|
|
|
if (xfer_speeds[i] == speed)
|
|
|
|
break;
|
|
|
|
return chipset_table[i];
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
static int hpt36x_tune_chipset(ide_drive_t *drive, u8 xferspeed)
|
|
|
|
{
|
2007-02-07 18:18:05 +01:00
|
|
|
ide_hwif_t *hwif = HWIF(drive);
|
|
|
|
struct pci_dev *dev = hwif->pci_dev;
|
|
|
|
struct hpt_info *info = ide_get_hwifdata (hwif);
|
|
|
|
u8 speed = hpt3xx_ratefilter(drive, xferspeed);
|
|
|
|
u8 itr_addr = drive->dn ? 0x44 : 0x40;
|
|
|
|
u8 mcr_addr = hwif->select_data + 1;
|
|
|
|
u8 mcr = 0;
|
|
|
|
u32 new_itr, old_itr = 0;
|
|
|
|
u32 itr_mask = (speed < XFER_MW_DMA_0) ? 0x30070000 : 0xc0000000;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Disable the "fast interrupt" prediction.
|
|
|
|
*/
|
2007-02-07 18:18:05 +01:00
|
|
|
pci_read_config_byte(dev, mcr_addr, &mcr);
|
|
|
|
if (mcr & 0x80)
|
|
|
|
pci_write_config_byte(dev, mcr_addr, mcr & ~0x80);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-02-07 18:18:05 +01:00
|
|
|
new_itr = pci_bus_clock_list(speed, info->speed);
|
2005-06-28 00:24:27 +02:00
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
/*
|
2007-02-07 18:18:05 +01:00
|
|
|
* Disable on-chip PIO FIFO/buffer (and PIO MST mode as well)
|
|
|
|
* to avoid problems handling I/O errors later
|
2005-04-17 00:20:36 +02:00
|
|
|
*/
|
2007-02-07 18:18:05 +01:00
|
|
|
pci_read_config_dword(dev, itr_addr, &old_itr);
|
|
|
|
new_itr = (new_itr & ~itr_mask) | (old_itr & itr_mask);
|
|
|
|
new_itr &= ~0xc0000000;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-02-07 18:18:05 +01:00
|
|
|
pci_write_config_dword(dev, itr_addr, new_itr);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
return ide_config_drive_speed(drive, speed);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int hpt370_tune_chipset(ide_drive_t *drive, u8 xferspeed)
|
|
|
|
{
|
2007-02-07 18:18:05 +01:00
|
|
|
ide_hwif_t *hwif = HWIF(drive);
|
|
|
|
struct pci_dev *dev = hwif->pci_dev;
|
|
|
|
struct hpt_info *info = ide_get_hwifdata (hwif);
|
|
|
|
u8 speed = hpt3xx_ratefilter(drive, xferspeed);
|
|
|
|
u8 mcr_addr = hwif->select_data + 1;
|
|
|
|
u8 itr_addr = 0x40 + (drive->dn * 4);
|
|
|
|
u8 new_mcr = 0, old_mcr = 0;
|
|
|
|
u32 new_itr, old_itr = 0;
|
|
|
|
u32 itr_mask = (speed < XFER_MW_DMA_0) ? 0x303c0000 : 0xc0000000;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Disable the "fast interrupt" prediction.
|
|
|
|
* don't holdoff on interrupts. (== 0x01 despite what the docs say)
|
|
|
|
*/
|
2007-02-07 18:18:05 +01:00
|
|
|
pci_read_config_byte(dev, mcr_addr, &old_mcr);
|
|
|
|
new_mcr = old_mcr;
|
|
|
|
if (new_mcr & 0x02)
|
|
|
|
new_mcr &= ~0x02;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
#ifdef HPT_DELAY_INTERRUPT
|
2007-02-07 18:18:05 +01:00
|
|
|
if (new_mcr & 0x01)
|
|
|
|
new_mcr &= ~0x01;
|
2005-04-17 00:20:36 +02:00
|
|
|
#else
|
2007-02-07 18:18:05 +01:00
|
|
|
if ((new_mcr & 0x01) == 0)
|
|
|
|
new_mcr |= 0x01;
|
2005-04-17 00:20:36 +02:00
|
|
|
#endif
|
2007-02-07 18:18:05 +01:00
|
|
|
if (new_mcr != old_mcr)
|
|
|
|
pci_write_config_byte(dev, mcr_addr, new_mcr);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-02-07 18:18:05 +01:00
|
|
|
new_itr = pci_bus_clock_list(speed, info->speed);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-02-07 18:18:05 +01:00
|
|
|
pci_read_config_dword(dev, itr_addr, &old_itr);
|
|
|
|
new_itr = (new_itr & ~itr_mask) | (old_itr & itr_mask);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2005-06-28 00:24:27 +02:00
|
|
|
if (speed < XFER_MW_DMA_0)
|
2007-02-07 18:18:05 +01:00
|
|
|
new_itr &= ~0x80000000; /* Disable on-chip PIO FIFO/buffer */
|
|
|
|
pci_write_config_dword(dev, itr_addr, new_itr);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
return ide_config_drive_speed(drive, speed);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int hpt372_tune_chipset(ide_drive_t *drive, u8 xferspeed)
|
|
|
|
{
|
2007-02-07 18:18:05 +01:00
|
|
|
ide_hwif_t *hwif = HWIF(drive);
|
|
|
|
struct pci_dev *dev = hwif->pci_dev;
|
|
|
|
struct hpt_info *info = ide_get_hwifdata (hwif);
|
|
|
|
u8 speed = hpt3xx_ratefilter(drive, xferspeed);
|
|
|
|
u8 mcr_addr = hwif->select_data + 1;
|
|
|
|
u8 itr_addr = 0x40 + (drive->dn * 4);
|
|
|
|
u8 mcr = 0;
|
|
|
|
u32 new_itr, old_itr = 0;
|
|
|
|
u32 itr_mask = (speed < XFER_MW_DMA_0) ? 0x303c0000 : 0xc0000000;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Disable the "fast interrupt" prediction.
|
|
|
|
* don't holdoff on interrupts. (== 0x01 despite what the docs say)
|
|
|
|
*/
|
2007-02-07 18:18:05 +01:00
|
|
|
pci_read_config_byte (dev, mcr_addr, &mcr);
|
|
|
|
pci_write_config_byte(dev, mcr_addr, (mcr & ~0x07));
|
2005-06-28 00:24:27 +02:00
|
|
|
|
2007-02-07 18:18:05 +01:00
|
|
|
new_itr = pci_bus_clock_list(speed, info->speed);
|
|
|
|
pci_read_config_dword(dev, itr_addr, &old_itr);
|
|
|
|
new_itr = (new_itr & ~itr_mask) | (old_itr & itr_mask);
|
2005-04-17 00:20:36 +02:00
|
|
|
if (speed < XFER_MW_DMA_0)
|
2007-02-07 18:18:05 +01:00
|
|
|
new_itr &= ~0x80000000; /* Disable on-chip PIO FIFO/buffer */
|
|
|
|
pci_write_config_dword(dev, itr_addr, new_itr);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
return ide_config_drive_speed(drive, speed);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int hpt3xx_tune_chipset (ide_drive_t *drive, u8 speed)
|
|
|
|
{
|
2005-06-28 00:24:27 +02:00
|
|
|
ide_hwif_t *hwif = drive->hwif;
|
|
|
|
struct hpt_info *info = ide_get_hwifdata(hwif);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2005-06-28 00:24:27 +02:00
|
|
|
if (info->revision >= 8)
|
2005-04-17 00:20:36 +02:00
|
|
|
return hpt372_tune_chipset(drive, speed); /* not a typo */
|
2005-06-28 00:24:27 +02:00
|
|
|
else if (info->revision >= 5)
|
2005-04-17 00:20:36 +02:00
|
|
|
return hpt372_tune_chipset(drive, speed);
|
2005-06-28 00:24:27 +02:00
|
|
|
else if (info->revision >= 3)
|
2005-04-17 00:20:36 +02:00
|
|
|
return hpt370_tune_chipset(drive, speed);
|
|
|
|
else /* hpt368: hpt_minimum_revision(dev, 2) */
|
|
|
|
return hpt36x_tune_chipset(drive, speed);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void hpt3xx_tune_drive (ide_drive_t *drive, u8 pio)
|
|
|
|
{
|
|
|
|
pio = ide_get_best_pio_mode(drive, 255, pio, NULL);
|
|
|
|
(void) hpt3xx_tune_chipset(drive, (XFER_PIO_0 + pio));
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This allows the configuration of ide_pci chipset registers
|
|
|
|
* for cards that learn about the drive's UDMA, DMA, PIO capabilities
|
|
|
|
* after the drive is reported by the OS. Initially for designed for
|
|
|
|
* HPT366 UDMA chipset by HighPoint|Triones Technologies, Inc.
|
|
|
|
*
|
|
|
|
* check_in_drive_lists(drive, bad_ata66_4)
|
|
|
|
* check_in_drive_lists(drive, bad_ata66_3)
|
|
|
|
* check_in_drive_lists(drive, bad_ata33)
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
static int config_chipset_for_dma (ide_drive_t *drive)
|
|
|
|
{
|
|
|
|
u8 speed = ide_dma_speed(drive, hpt3xx_ratemask(drive));
|
2005-06-28 00:24:27 +02:00
|
|
|
ide_hwif_t *hwif = drive->hwif;
|
|
|
|
struct hpt_info *info = ide_get_hwifdata(hwif);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2005-06-28 00:24:27 +02:00
|
|
|
if (!speed)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
/* If we don't have any timings we can't do a lot */
|
|
|
|
if (info->speed == NULL)
|
2005-04-17 00:20:36 +02:00
|
|
|
return 0;
|
|
|
|
|
|
|
|
(void) hpt3xx_tune_chipset(drive, speed);
|
|
|
|
return ide_dma_enable(drive);
|
|
|
|
}
|
|
|
|
|
2007-02-07 18:17:37 +01:00
|
|
|
static int hpt3xx_quirkproc(ide_drive_t *drive)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
2007-02-07 18:17:37 +01:00
|
|
|
struct hd_driveid *id = drive->id;
|
|
|
|
const char **list = quirk_drives;
|
|
|
|
|
|
|
|
while (*list)
|
|
|
|
if (strstr(id->model, *list++))
|
|
|
|
return 1;
|
|
|
|
return 0;
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
static void hpt3xx_intrproc (ide_drive_t *drive)
|
|
|
|
{
|
2007-02-07 18:18:05 +01:00
|
|
|
ide_hwif_t *hwif = HWIF(drive);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
if (drive->quirk_list)
|
|
|
|
return;
|
|
|
|
/* drives in the quirk_list may not like intr setups/cleanups */
|
2007-02-07 18:18:05 +01:00
|
|
|
hwif->OUTB(drive->ctl | 2, IDE_CONTROL_REG);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
static void hpt3xx_maskproc (ide_drive_t *drive, int mask)
|
|
|
|
{
|
2007-02-07 18:18:05 +01:00
|
|
|
ide_hwif_t *hwif = HWIF(drive);
|
|
|
|
struct pci_dev *dev = hwif->pci_dev;
|
|
|
|
struct hpt_info *info = ide_get_hwifdata(hwif);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
if (drive->quirk_list) {
|
2005-06-28 00:24:27 +02:00
|
|
|
if (info->revision >= 3) {
|
2007-02-07 18:18:05 +01:00
|
|
|
u8 scr1 = 0;
|
|
|
|
|
|
|
|
pci_read_config_byte(dev, 0x5a, &scr1);
|
|
|
|
if (((scr1 & 0x10) >> 4) != mask) {
|
|
|
|
if (mask)
|
|
|
|
scr1 |= 0x10;
|
|
|
|
else
|
|
|
|
scr1 &= ~0x10;
|
|
|
|
pci_write_config_byte(dev, 0x5a, scr1);
|
|
|
|
}
|
2005-04-17 00:20:36 +02:00
|
|
|
} else {
|
2007-02-07 18:18:05 +01:00
|
|
|
if (mask)
|
2005-06-28 00:24:27 +02:00
|
|
|
disable_irq(hwif->irq);
|
2007-02-07 18:18:05 +01:00
|
|
|
else
|
|
|
|
enable_irq (hwif->irq);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
2007-02-07 18:18:05 +01:00
|
|
|
} else
|
|
|
|
hwif->OUTB(mask ? (drive->ctl | 2) : (drive->ctl & ~2),
|
|
|
|
IDE_CONTROL_REG);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
static int hpt366_config_drive_xfer_rate (ide_drive_t *drive)
|
|
|
|
{
|
2005-06-28 00:24:27 +02:00
|
|
|
ide_hwif_t *hwif = drive->hwif;
|
2005-04-17 00:20:36 +02:00
|
|
|
struct hd_driveid *id = drive->id;
|
|
|
|
|
|
|
|
drive->init_speed = 0;
|
|
|
|
|
2005-06-28 00:24:27 +02:00
|
|
|
if ((id->capability & 1) && drive->autodma) {
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
if (ide_use_dma(drive)) {
|
|
|
|
if (config_chipset_for_dma(drive))
|
|
|
|
return hwif->ide_dma_on(drive);
|
|
|
|
}
|
|
|
|
|
|
|
|
goto fast_ata_pio;
|
|
|
|
|
|
|
|
} else if ((id->capability & 8) || (id->field_valid & 2)) {
|
|
|
|
fast_ata_pio:
|
|
|
|
hpt3xx_tune_drive(drive, 5);
|
|
|
|
return hwif->ide_dma_off_quietly(drive);
|
|
|
|
}
|
|
|
|
/* IORDY not supported */
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
2007-02-07 18:18:05 +01:00
|
|
|
* This is specific to the HPT366 UDMA chipset
|
2005-04-17 00:20:36 +02:00
|
|
|
* by HighPoint|Triones Technologies, Inc.
|
|
|
|
*/
|
2007-02-07 18:18:05 +01:00
|
|
|
static int hpt366_ide_dma_lostirq(ide_drive_t *drive)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
2007-02-07 18:18:05 +01:00
|
|
|
struct pci_dev *dev = HWIF(drive)->pci_dev;
|
|
|
|
u8 mcr1 = 0, mcr3 = 0, scr1 = 0;
|
|
|
|
|
|
|
|
pci_read_config_byte(dev, 0x50, &mcr1);
|
|
|
|
pci_read_config_byte(dev, 0x52, &mcr3);
|
|
|
|
pci_read_config_byte(dev, 0x5a, &scr1);
|
|
|
|
printk("%s: (%s) mcr1=0x%02x, mcr3=0x%02x, scr1=0x%02x\n",
|
|
|
|
drive->name, __FUNCTION__, mcr1, mcr3, scr1);
|
|
|
|
if (scr1 & 0x10)
|
|
|
|
pci_write_config_byte(dev, 0x5a, scr1 & ~0x10);
|
2005-04-17 00:20:36 +02:00
|
|
|
return __ide_dma_lostirq(drive);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void hpt370_clear_engine (ide_drive_t *drive)
|
|
|
|
{
|
2007-02-07 18:18:05 +01:00
|
|
|
ide_hwif_t *hwif = HWIF(drive);
|
|
|
|
|
|
|
|
pci_write_config_byte(hwif->pci_dev, hwif->select_data, 0x37);
|
2005-04-17 00:20:36 +02:00
|
|
|
udelay(10);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void hpt370_ide_dma_start(ide_drive_t *drive)
|
|
|
|
{
|
|
|
|
#ifdef HPT_RESET_STATE_ENGINE
|
|
|
|
hpt370_clear_engine(drive);
|
|
|
|
#endif
|
|
|
|
ide_dma_start(drive);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int hpt370_ide_dma_end (ide_drive_t *drive)
|
|
|
|
{
|
|
|
|
ide_hwif_t *hwif = HWIF(drive);
|
|
|
|
u8 dma_stat = hwif->INB(hwif->dma_status);
|
|
|
|
|
|
|
|
if (dma_stat & 0x01) {
|
|
|
|
/* wait a little */
|
|
|
|
udelay(20);
|
|
|
|
dma_stat = hwif->INB(hwif->dma_status);
|
|
|
|
}
|
|
|
|
if ((dma_stat & 0x01) != 0)
|
|
|
|
/* fallthrough */
|
|
|
|
(void) HWIF(drive)->ide_dma_timeout(drive);
|
|
|
|
|
|
|
|
return __ide_dma_end(drive);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void hpt370_lostirq_timeout (ide_drive_t *drive)
|
|
|
|
{
|
|
|
|
ide_hwif_t *hwif = HWIF(drive);
|
2007-02-07 18:18:05 +01:00
|
|
|
u8 bfifo = 0;
|
2005-04-17 00:20:36 +02:00
|
|
|
u8 dma_stat = 0, dma_cmd = 0;
|
|
|
|
|
2007-02-07 18:18:05 +01:00
|
|
|
pci_read_config_byte(HWIF(drive)->pci_dev, hwif->select_data + 2, &bfifo);
|
2005-06-28 00:24:27 +02:00
|
|
|
printk(KERN_DEBUG "%s: %d bytes in FIFO\n", drive->name, bfifo);
|
2005-04-17 00:20:36 +02:00
|
|
|
hpt370_clear_engine(drive);
|
|
|
|
/* get dma command mode */
|
|
|
|
dma_cmd = hwif->INB(hwif->dma_command);
|
|
|
|
/* stop dma */
|
|
|
|
hwif->OUTB(dma_cmd & ~0x1, hwif->dma_command);
|
|
|
|
dma_stat = hwif->INB(hwif->dma_status);
|
|
|
|
/* clear errors */
|
|
|
|
hwif->OUTB(dma_stat | 0x6, hwif->dma_status);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int hpt370_ide_dma_timeout (ide_drive_t *drive)
|
|
|
|
{
|
|
|
|
hpt370_lostirq_timeout(drive);
|
|
|
|
hpt370_clear_engine(drive);
|
|
|
|
return __ide_dma_timeout(drive);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int hpt370_ide_dma_lostirq (ide_drive_t *drive)
|
|
|
|
{
|
|
|
|
hpt370_lostirq_timeout(drive);
|
|
|
|
hpt370_clear_engine(drive);
|
|
|
|
return __ide_dma_lostirq(drive);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* returns 1 if DMA IRQ issued, 0 otherwise */
|
|
|
|
static int hpt374_ide_dma_test_irq(ide_drive_t *drive)
|
|
|
|
{
|
|
|
|
ide_hwif_t *hwif = HWIF(drive);
|
|
|
|
u16 bfifo = 0;
|
2007-02-07 18:18:05 +01:00
|
|
|
u8 dma_stat;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-02-07 18:18:05 +01:00
|
|
|
pci_read_config_word(hwif->pci_dev, hwif->select_data + 2, &bfifo);
|
2005-04-17 00:20:36 +02:00
|
|
|
if (bfifo & 0x1FF) {
|
|
|
|
// printk("%s: %d bytes in FIFO\n", drive->name, bfifo);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
dma_stat = hwif->INB(hwif->dma_status);
|
|
|
|
/* return 1 if INTR asserted */
|
2007-02-07 18:18:05 +01:00
|
|
|
if (dma_stat & 4)
|
2005-04-17 00:20:36 +02:00
|
|
|
return 1;
|
|
|
|
|
|
|
|
if (!drive->waiting_for_dma)
|
|
|
|
printk(KERN_WARNING "%s: (%s) called while not waiting\n",
|
|
|
|
drive->name, __FUNCTION__);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2007-02-07 18:18:05 +01:00
|
|
|
static int hpt374_ide_dma_end(ide_drive_t *drive)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
|
|
|
ide_hwif_t *hwif = HWIF(drive);
|
2007-02-07 18:18:05 +01:00
|
|
|
struct pci_dev *dev = hwif->pci_dev;
|
|
|
|
u8 mcr = 0, mcr_addr = hwif->select_data;
|
|
|
|
u8 bwsr = 0, mask = hwif->channel ? 0x02 : 0x01;
|
|
|
|
|
|
|
|
pci_read_config_byte(dev, 0x6a, &bwsr);
|
|
|
|
pci_read_config_byte(dev, mcr_addr, &mcr);
|
|
|
|
if (bwsr & mask)
|
|
|
|
pci_write_config_byte(dev, mcr_addr, mcr | 0x30);
|
2005-04-17 00:20:36 +02:00
|
|
|
return __ide_dma_end(drive);
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
2006-12-13 09:35:47 +01:00
|
|
|
* hpt3xxn_set_clock - perform clock switching dance
|
|
|
|
* @hwif: hwif to switch
|
|
|
|
* @mode: clocking mode (0x21 for write, 0x23 otherwise)
|
2005-04-17 00:20:36 +02:00
|
|
|
*
|
2006-12-13 09:35:47 +01:00
|
|
|
* Switch the DPLL clock on the HPT3xxN devices. This is a right mess.
|
|
|
|
* NOTE: avoid touching the disabled primary channel on HPT371N -- it
|
|
|
|
* doesn't physically exist anyway...
|
2005-04-17 00:20:36 +02:00
|
|
|
*/
|
2006-12-13 09:35:47 +01:00
|
|
|
|
|
|
|
static void hpt3xxn_set_clock(ide_hwif_t *hwif, u8 mode)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
2006-12-13 09:35:47 +01:00
|
|
|
u8 mcr1, scr2 = hwif->INB(hwif->dma_master + 0x7b);
|
|
|
|
|
|
|
|
if ((scr2 & 0x7f) == mode)
|
|
|
|
return;
|
|
|
|
|
|
|
|
/* MISC. control register 1 has the channel enable bit... */
|
|
|
|
mcr1 = hwif->INB(hwif->dma_master + 0x70);
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
/* Tristate the bus */
|
2006-12-13 09:35:47 +01:00
|
|
|
if (mcr1 & 0x04)
|
|
|
|
hwif->OUTB(0x80, hwif->dma_master + 0x73);
|
|
|
|
hwif->OUTB(0x80, hwif->dma_master + 0x77);
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
/* Switch clock and reset channels */
|
2006-12-13 09:35:47 +01:00
|
|
|
hwif->OUTB(mode, hwif->dma_master + 0x7b);
|
|
|
|
hwif->OUTB(0xc0, hwif->dma_master + 0x79);
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
/* Reset state machines */
|
2006-12-13 09:35:47 +01:00
|
|
|
if (mcr1 & 0x04)
|
|
|
|
hwif->OUTB(0x37, hwif->dma_master + 0x70);
|
|
|
|
hwif->OUTB(0x37, hwif->dma_master + 0x74);
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
/* Complete reset */
|
2006-12-13 09:35:47 +01:00
|
|
|
hwif->OUTB(0x00, hwif->dma_master + 0x79);
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
/* Reconnect channels to bus */
|
2006-12-13 09:35:47 +01:00
|
|
|
if (mcr1 & 0x04)
|
|
|
|
hwif->OUTB(0x00, hwif->dma_master + 0x73);
|
|
|
|
hwif->OUTB(0x00, hwif->dma_master + 0x77);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
2006-12-13 09:35:47 +01:00
|
|
|
* hpt3xxn_rw_disk - prepare for I/O
|
2005-04-17 00:20:36 +02:00
|
|
|
* @drive: drive for command
|
|
|
|
* @rq: block request structure
|
|
|
|
*
|
2006-12-13 09:35:47 +01:00
|
|
|
* This is called when a disk I/O is issued to HPT3xxN.
|
2005-04-17 00:20:36 +02:00
|
|
|
* We need it because of the clock switching.
|
|
|
|
*/
|
|
|
|
|
2006-12-13 09:35:47 +01:00
|
|
|
static void hpt3xxn_rw_disk(ide_drive_t *drive, struct request *rq)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
2006-12-13 09:35:47 +01:00
|
|
|
ide_hwif_t *hwif = HWIF(drive);
|
|
|
|
u8 wantclock = rq_data_dir(rq) ? 0x23 : 0x21;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2006-12-13 09:35:47 +01:00
|
|
|
hpt3xxn_set_clock(hwif, wantclock);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
2006-12-13 09:35:50 +01:00
|
|
|
* Set/get power state for a drive.
|
2007-02-07 18:18:05 +01:00
|
|
|
* NOTE: affects both drives on each channel.
|
2005-04-17 00:20:36 +02:00
|
|
|
*
|
2006-12-13 09:35:50 +01:00
|
|
|
* When we turn the power back on, we need to re-initialize things.
|
2005-04-17 00:20:36 +02:00
|
|
|
*/
|
|
|
|
#define TRISTATE_BIT 0x8000
|
2006-12-13 09:35:50 +01:00
|
|
|
|
|
|
|
static int hpt3xx_busproc(ide_drive_t *drive, int state)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
2007-02-07 18:18:05 +01:00
|
|
|
ide_hwif_t *hwif = HWIF(drive);
|
2005-04-17 00:20:36 +02:00
|
|
|
struct pci_dev *dev = hwif->pci_dev;
|
2007-02-07 18:18:05 +01:00
|
|
|
u8 mcr_addr = hwif->select_data + 2;
|
|
|
|
u8 resetmask = hwif->channel ? 0x80 : 0x40;
|
|
|
|
u8 bsr2 = 0;
|
|
|
|
u16 mcr = 0;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
hwif->bus_state = state;
|
|
|
|
|
2006-12-13 09:35:50 +01:00
|
|
|
/* Grab the status. */
|
2007-02-07 18:18:05 +01:00
|
|
|
pci_read_config_word(dev, mcr_addr, &mcr);
|
|
|
|
pci_read_config_byte(dev, 0x59, &bsr2);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2006-12-13 09:35:50 +01:00
|
|
|
/*
|
|
|
|
* Set the state. We don't set it if we don't need to do so.
|
|
|
|
* Make sure that the drive knows that it has failed if it's off.
|
|
|
|
*/
|
2005-04-17 00:20:36 +02:00
|
|
|
switch (state) {
|
|
|
|
case BUSSTATE_ON:
|
2007-02-07 18:18:05 +01:00
|
|
|
if (!(bsr2 & resetmask))
|
2005-04-17 00:20:36 +02:00
|
|
|
return 0;
|
2006-12-13 09:35:50 +01:00
|
|
|
hwif->drives[0].failures = hwif->drives[1].failures = 0;
|
|
|
|
|
2007-02-07 18:18:05 +01:00
|
|
|
pci_write_config_byte(dev, 0x59, bsr2 & ~resetmask);
|
|
|
|
pci_write_config_word(dev, mcr_addr, mcr & ~TRISTATE_BIT);
|
2006-12-13 09:35:50 +01:00
|
|
|
return 0;
|
2005-04-17 00:20:36 +02:00
|
|
|
case BUSSTATE_OFF:
|
2007-02-07 18:18:05 +01:00
|
|
|
if ((bsr2 & resetmask) && !(mcr & TRISTATE_BIT))
|
2005-04-17 00:20:36 +02:00
|
|
|
return 0;
|
2007-02-07 18:18:05 +01:00
|
|
|
mcr &= ~TRISTATE_BIT;
|
2005-04-17 00:20:36 +02:00
|
|
|
break;
|
|
|
|
case BUSSTATE_TRISTATE:
|
2007-02-07 18:18:05 +01:00
|
|
|
if ((bsr2 & resetmask) && (mcr & TRISTATE_BIT))
|
2005-04-17 00:20:36 +02:00
|
|
|
return 0;
|
2007-02-07 18:18:05 +01:00
|
|
|
mcr |= TRISTATE_BIT;
|
2005-04-17 00:20:36 +02:00
|
|
|
break;
|
2006-12-13 09:35:50 +01:00
|
|
|
default:
|
|
|
|
return -EINVAL;
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
2006-12-13 09:35:50 +01:00
|
|
|
hwif->drives[0].failures = hwif->drives[0].max_failures + 1;
|
|
|
|
hwif->drives[1].failures = hwif->drives[1].max_failures + 1;
|
|
|
|
|
2007-02-07 18:18:05 +01:00
|
|
|
pci_write_config_word(dev, mcr_addr, mcr);
|
|
|
|
pci_write_config_byte(dev, 0x59, bsr2 | resetmask);
|
2005-04-17 00:20:36 +02:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2005-06-28 00:24:27 +02:00
|
|
|
static void __devinit hpt366_clocking(ide_hwif_t *hwif)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
2007-02-07 18:18:05 +01:00
|
|
|
u32 itr1 = 0;
|
2005-06-28 00:24:27 +02:00
|
|
|
struct hpt_info *info = ide_get_hwifdata(hwif);
|
|
|
|
|
2007-02-07 18:18:05 +01:00
|
|
|
pci_read_config_dword(hwif->pci_dev, 0x40, &itr1);
|
2005-06-28 00:24:27 +02:00
|
|
|
|
|
|
|
/* detect bus speed by looking at control reg timing: */
|
2007-02-07 18:18:05 +01:00
|
|
|
switch((itr1 >> 8) & 7) {
|
2005-06-28 00:24:27 +02:00
|
|
|
case 5:
|
2006-12-13 09:35:49 +01:00
|
|
|
info->speed = forty_base_hpt36x;
|
2005-06-28 00:24:27 +02:00
|
|
|
break;
|
|
|
|
case 9:
|
2006-12-13 09:35:49 +01:00
|
|
|
info->speed = twenty_five_base_hpt36x;
|
2005-06-28 00:24:27 +02:00
|
|
|
break;
|
|
|
|
case 7:
|
|
|
|
default:
|
2006-12-13 09:35:49 +01:00
|
|
|
info->speed = thirty_three_base_hpt36x;
|
2005-06-28 00:24:27 +02:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __devinit hpt37x_clocking(ide_hwif_t *hwif)
|
|
|
|
{
|
2007-02-07 18:17:51 +01:00
|
|
|
struct hpt_info *info = ide_get_hwifdata(hwif);
|
|
|
|
struct pci_dev *dev = hwif->pci_dev;
|
|
|
|
char *name = hwif->cds->name;
|
2005-04-17 00:20:36 +02:00
|
|
|
int adjust, i;
|
2006-12-13 09:35:52 +01:00
|
|
|
u16 freq = 0;
|
|
|
|
u32 pll, temp = 0;
|
2007-02-07 18:18:05 +01:00
|
|
|
u8 scr2 = 0, mcr1 = 0;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
/*
|
|
|
|
* default to pci clock. make sure MA15/16 are set to output
|
2005-06-28 00:24:27 +02:00
|
|
|
* to prevent drives having problems with 40-pin cables. Needed
|
|
|
|
* for some drives such as IBM-DTLA which will not enter ready
|
|
|
|
* state on reset when PDIAG is a input.
|
|
|
|
*
|
|
|
|
* ToDo: should we set 0x21 when using PLL mode ?
|
2005-04-17 00:20:36 +02:00
|
|
|
*/
|
|
|
|
pci_write_config_byte(dev, 0x5b, 0x23);
|
|
|
|
|
|
|
|
/*
|
2006-12-13 09:35:52 +01:00
|
|
|
* We'll have to read f_CNT value in order to determine
|
|
|
|
* the PCI clock frequency according to the following ratio:
|
2005-04-17 00:20:36 +02:00
|
|
|
*
|
2006-12-13 09:35:52 +01:00
|
|
|
* f_CNT = Fpci * 192 / Fdpll
|
|
|
|
*
|
|
|
|
* First try reading the register in which the HighPoint BIOS
|
|
|
|
* saves f_CNT value before reprogramming the DPLL from its
|
|
|
|
* default setting (which differs for the various chips).
|
2006-12-13 09:35:53 +01:00
|
|
|
* NOTE: This register is only accessible via I/O space.
|
|
|
|
*
|
2006-12-13 09:35:52 +01:00
|
|
|
* In case the signature check fails, we'll have to resort to
|
|
|
|
* reading the f_CNT register itself in hopes that nobody has
|
|
|
|
* touched the DPLL yet...
|
2005-04-17 00:20:36 +02:00
|
|
|
*/
|
2006-12-13 09:35:53 +01:00
|
|
|
temp = inl(pci_resource_start(dev, 4) + 0x90);
|
2006-12-13 09:35:52 +01:00
|
|
|
if ((temp & 0xFFFFF000) != 0xABCDE000) {
|
2007-02-07 18:17:51 +01:00
|
|
|
printk(KERN_WARNING "%s: no clock data saved by BIOS\n", name);
|
2006-12-13 09:35:52 +01:00
|
|
|
|
|
|
|
/* Calculate the average value of f_CNT */
|
|
|
|
for (temp = i = 0; i < 128; i++) {
|
|
|
|
pci_read_config_word(dev, 0x78, &freq);
|
|
|
|
temp += freq & 0x1ff;
|
|
|
|
mdelay(1);
|
|
|
|
}
|
|
|
|
freq = temp / 128;
|
|
|
|
} else
|
|
|
|
freq = temp & 0x1ff;
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
/*
|
2006-12-13 09:35:47 +01:00
|
|
|
* HPT3xxN chips use different PCI clock information.
|
|
|
|
* Currently we always set up the PLL for them.
|
2005-04-17 00:20:36 +02:00
|
|
|
*/
|
2006-12-13 09:35:47 +01:00
|
|
|
|
|
|
|
if (info->flags & IS_3xxN) {
|
2005-04-17 00:20:36 +02:00
|
|
|
if(freq < 0x55)
|
|
|
|
pll = F_LOW_PCI_33;
|
|
|
|
else if(freq < 0x70)
|
|
|
|
pll = F_LOW_PCI_40;
|
|
|
|
else if(freq < 0x7F)
|
|
|
|
pll = F_LOW_PCI_50;
|
|
|
|
else
|
|
|
|
pll = F_LOW_PCI_66;
|
2006-12-13 09:35:47 +01:00
|
|
|
|
2007-02-07 18:17:51 +01:00
|
|
|
} else {
|
2005-04-17 00:20:36 +02:00
|
|
|
if(freq < 0x9C)
|
|
|
|
pll = F_LOW_PCI_33;
|
|
|
|
else if(freq < 0xb0)
|
|
|
|
pll = F_LOW_PCI_40;
|
|
|
|
else if(freq <0xc8)
|
|
|
|
pll = F_LOW_PCI_50;
|
|
|
|
else
|
|
|
|
pll = F_LOW_PCI_66;
|
2007-02-07 18:17:51 +01:00
|
|
|
}
|
|
|
|
printk(KERN_INFO "%s: FREQ: %d, PLL: %d\n", name, freq, pll);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-02-07 18:17:51 +01:00
|
|
|
if (!(info->flags & IS_3xxN)) {
|
2005-04-17 00:20:36 +02:00
|
|
|
if (pll == F_LOW_PCI_33) {
|
2006-12-13 09:35:49 +01:00
|
|
|
info->speed = thirty_three_base_hpt37x;
|
2007-02-07 18:17:51 +01:00
|
|
|
printk(KERN_DEBUG "%s: using 33MHz PCI clock\n", name);
|
2005-04-17 00:20:36 +02:00
|
|
|
} else if (pll == F_LOW_PCI_40) {
|
|
|
|
/* Unsupported */
|
|
|
|
} else if (pll == F_LOW_PCI_50) {
|
2006-12-13 09:35:49 +01:00
|
|
|
info->speed = fifty_base_hpt37x;
|
2007-02-07 18:17:51 +01:00
|
|
|
printk(KERN_DEBUG "%s: using 50MHz PCI clock\n", name);
|
2005-04-17 00:20:36 +02:00
|
|
|
} else {
|
2006-12-13 09:35:49 +01:00
|
|
|
info->speed = sixty_six_base_hpt37x;
|
2007-02-07 18:17:51 +01:00
|
|
|
printk(KERN_DEBUG "%s: using 66MHz PCI clock\n", name);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
}
|
2006-12-13 09:35:47 +01:00
|
|
|
|
|
|
|
if (pll == F_LOW_PCI_66)
|
|
|
|
info->flags |= PCI_66MHZ;
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
/*
|
|
|
|
* only try the pll if we don't have a table for the clock
|
|
|
|
* speed that we're running at. NOTE: the internal PLL will
|
|
|
|
* result in slow reads when using a 33MHz PCI clock. we also
|
|
|
|
* don't like to use the PLL because it will cause glitches
|
|
|
|
* on PRST/SRST when the HPT state engine gets reset.
|
2005-06-28 00:24:27 +02:00
|
|
|
*
|
|
|
|
* ToDo: Use 66MHz PLL when ATA133 devices are present on a
|
|
|
|
* 372 device so we can get ATA133 support
|
2005-04-17 00:20:36 +02:00
|
|
|
*/
|
2005-06-28 00:24:27 +02:00
|
|
|
if (info->speed)
|
2005-04-17 00:20:36 +02:00
|
|
|
goto init_hpt37X_done;
|
2005-06-28 00:24:27 +02:00
|
|
|
|
|
|
|
info->flags |= PLL_MODE;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
/*
|
2006-12-13 09:35:52 +01:00
|
|
|
* Adjust the PLL based upon the PCI clock, enable it, and
|
|
|
|
* wait for stabilization...
|
2005-04-17 00:20:36 +02:00
|
|
|
*/
|
|
|
|
adjust = 0;
|
|
|
|
freq = (pll < F_LOW_PCI_50) ? 2 : 4;
|
|
|
|
while (adjust++ < 6) {
|
|
|
|
pci_write_config_dword(dev, 0x5c, (freq + pll) << 16 |
|
|
|
|
pll | 0x100);
|
|
|
|
|
|
|
|
/* wait for clock stabilization */
|
|
|
|
for (i = 0; i < 0x50000; i++) {
|
2007-02-07 18:18:05 +01:00
|
|
|
pci_read_config_byte(dev, 0x5b, &scr2);
|
|
|
|
if (scr2 & 0x80) {
|
2005-04-17 00:20:36 +02:00
|
|
|
/* spin looking for the clock to destabilize */
|
|
|
|
for (i = 0; i < 0x1000; ++i) {
|
|
|
|
pci_read_config_byte(dev, 0x5b,
|
2007-02-07 18:18:05 +01:00
|
|
|
&scr2);
|
|
|
|
if ((scr2 & 0x80) == 0)
|
2005-04-17 00:20:36 +02:00
|
|
|
goto pll_recal;
|
|
|
|
}
|
|
|
|
pci_read_config_dword(dev, 0x5c, &pll);
|
|
|
|
pci_write_config_dword(dev, 0x5c,
|
|
|
|
pll & ~0x100);
|
|
|
|
pci_write_config_byte(dev, 0x5b, 0x21);
|
2006-12-13 09:35:49 +01:00
|
|
|
|
|
|
|
info->speed = fifty_base_hpt37x;
|
2007-02-07 18:17:51 +01:00
|
|
|
printk("%s: using 50MHz internal PLL\n", name);
|
2005-04-17 00:20:36 +02:00
|
|
|
goto init_hpt37X_done;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
pll_recal:
|
|
|
|
if (adjust & 1)
|
|
|
|
pll -= (adjust >> 1);
|
|
|
|
else
|
|
|
|
pll += (adjust >> 1);
|
|
|
|
}
|
|
|
|
|
|
|
|
init_hpt37X_done:
|
2005-06-28 00:24:27 +02:00
|
|
|
if (!info->speed)
|
2007-02-07 18:17:51 +01:00
|
|
|
printk(KERN_ERR "%s: unknown bus timing [%d %d].\n",
|
|
|
|
name, pll, freq);
|
2006-12-13 09:35:47 +01:00
|
|
|
/*
|
|
|
|
* Reset the state engines.
|
|
|
|
* NOTE: avoid accidentally enabling the primary channel on HPT371N.
|
|
|
|
*/
|
|
|
|
pci_read_config_byte(dev, 0x50, &mcr1);
|
|
|
|
if (mcr1 & 0x04)
|
|
|
|
pci_write_config_byte(dev, 0x50, 0x37);
|
|
|
|
pci_write_config_byte(dev, 0x54, 0x37);
|
2005-04-17 00:20:36 +02:00
|
|
|
udelay(100);
|
2005-06-28 00:24:27 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
static int __devinit init_hpt37x(struct pci_dev *dev)
|
|
|
|
{
|
2007-02-07 18:18:05 +01:00
|
|
|
u8 scr1;
|
2005-06-28 00:24:27 +02:00
|
|
|
|
2007-02-07 18:18:05 +01:00
|
|
|
pci_read_config_byte (dev, 0x5a, &scr1);
|
2005-06-28 00:24:27 +02:00
|
|
|
/* interrupt force enable */
|
2007-02-07 18:18:05 +01:00
|
|
|
pci_write_config_byte(dev, 0x5a, (scr1 & ~0x10));
|
2005-04-17 00:20:36 +02:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int __devinit init_hpt366(struct pci_dev *dev)
|
|
|
|
{
|
2007-02-07 18:18:05 +01:00
|
|
|
u8 mcr = 0;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Disable the "fast interrupt" prediction.
|
|
|
|
*/
|
2007-02-07 18:18:05 +01:00
|
|
|
pci_read_config_byte(dev, 0x51, &mcr);
|
|
|
|
if (mcr & 0x80)
|
|
|
|
pci_write_config_byte(dev, 0x51, mcr & ~0x80);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static unsigned int __devinit init_chipset_hpt366(struct pci_dev *dev, const char *name)
|
|
|
|
{
|
|
|
|
int ret = 0;
|
2005-09-11 18:22:50 +02:00
|
|
|
|
|
|
|
/*
|
|
|
|
* FIXME: Not portable. Also, why do we enable the ROM in the first place?
|
|
|
|
* We don't seem to be using it.
|
|
|
|
*/
|
2005-04-17 00:20:36 +02:00
|
|
|
if (dev->resource[PCI_ROM_RESOURCE].start)
|
2005-09-11 18:22:50 +02:00
|
|
|
pci_write_config_dword(dev, PCI_ROM_ADDRESS,
|
2005-04-17 00:20:36 +02:00
|
|
|
dev->resource[PCI_ROM_RESOURCE].start | PCI_ROM_ADDRESS_ENABLE);
|
|
|
|
|
2005-06-28 00:24:27 +02:00
|
|
|
pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, (L1_CACHE_BYTES / 4));
|
|
|
|
pci_write_config_byte(dev, PCI_LATENCY_TIMER, 0x78);
|
|
|
|
pci_write_config_byte(dev, PCI_MIN_GNT, 0x08);
|
|
|
|
pci_write_config_byte(dev, PCI_MAX_LAT, 0x08);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2005-06-28 00:24:27 +02:00
|
|
|
if (hpt_revision(dev) >= 3)
|
2005-04-17 00:20:36 +02:00
|
|
|
ret = init_hpt37x(dev);
|
2005-06-28 00:24:27 +02:00
|
|
|
else
|
|
|
|
ret = init_hpt366(dev);
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
return dev->irq;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __devinit init_hwif_hpt366(ide_hwif_t *hwif)
|
|
|
|
{
|
2007-02-07 18:18:05 +01:00
|
|
|
struct pci_dev *dev = hwif->pci_dev;
|
2005-06-28 00:24:27 +02:00
|
|
|
struct hpt_info *info = ide_get_hwifdata(hwif);
|
2006-12-13 09:35:47 +01:00
|
|
|
int serialize = HPT_SERIALIZE_IO;
|
2007-02-07 18:18:05 +01:00
|
|
|
u8 scr1 = 0, ata66 = (hwif->channel) ? 0x01 : 0x02;
|
|
|
|
|
|
|
|
/* Cache the channel's MISC. control registers' offset */
|
|
|
|
hwif->select_data = hwif->channel ? 0x54 : 0x50;
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
hwif->tuneproc = &hpt3xx_tune_drive;
|
|
|
|
hwif->speedproc = &hpt3xx_tune_chipset;
|
|
|
|
hwif->quirkproc = &hpt3xx_quirkproc;
|
|
|
|
hwif->intrproc = &hpt3xx_intrproc;
|
|
|
|
hwif->maskproc = &hpt3xx_maskproc;
|
2007-02-07 18:18:05 +01:00
|
|
|
hwif->busproc = &hpt3xx_busproc;
|
|
|
|
|
2006-12-13 09:35:47 +01:00
|
|
|
/*
|
|
|
|
* HPT3xxN chips have some complications:
|
|
|
|
*
|
|
|
|
* - on 33 MHz PCI we must clock switch
|
|
|
|
* - on 66 MHz PCI we must NOT use the PCI clock
|
|
|
|
*/
|
|
|
|
if ((info->flags & (IS_3xxN | PCI_66MHZ)) == IS_3xxN) {
|
|
|
|
/*
|
|
|
|
* Clock is shared between the channels,
|
|
|
|
* so we'll have to serialize them... :-(
|
|
|
|
*/
|
|
|
|
serialize = 1;
|
|
|
|
hwif->rw_disk = &hpt3xxn_rw_disk;
|
|
|
|
}
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
/*
|
|
|
|
* The HPT37x uses the CBLID pins as outputs for MA15/MA16
|
2007-02-07 18:18:05 +01:00
|
|
|
* address lines to access an external EEPROM. To read valid
|
2005-04-17 00:20:36 +02:00
|
|
|
* cable detect state the pins must be enabled as inputs.
|
|
|
|
*/
|
2005-06-28 00:24:27 +02:00
|
|
|
if (info->revision >= 8 && (PCI_FUNC(dev->devfn) & 1)) {
|
2005-04-17 00:20:36 +02:00
|
|
|
/*
|
|
|
|
* HPT374 PCI function 1
|
|
|
|
* - set bit 15 of reg 0x52 to enable TCBLID as input
|
|
|
|
* - set bit 15 of reg 0x56 to enable FCBLID as input
|
|
|
|
*/
|
2007-02-07 18:18:05 +01:00
|
|
|
u8 mcr_addr = hwif->select_data + 2;
|
|
|
|
u16 mcr;
|
|
|
|
|
|
|
|
pci_read_config_word (dev, mcr_addr, &mcr);
|
|
|
|
pci_write_config_word(dev, mcr_addr, (mcr | 0x8000));
|
2005-04-17 00:20:36 +02:00
|
|
|
/* now read cable id register */
|
2007-02-07 18:18:05 +01:00
|
|
|
pci_read_config_byte (dev, 0x5a, &scr1);
|
|
|
|
pci_write_config_word(dev, mcr_addr, mcr);
|
2005-06-28 00:24:27 +02:00
|
|
|
} else if (info->revision >= 3) {
|
2005-04-17 00:20:36 +02:00
|
|
|
/*
|
|
|
|
* HPT370/372 and 374 pcifn 0
|
2007-02-07 18:18:05 +01:00
|
|
|
* - clear bit 0 of reg 0x5b to enable P/SCBLID as inputs
|
2005-04-17 00:20:36 +02:00
|
|
|
*/
|
2007-02-07 18:18:05 +01:00
|
|
|
u8 scr2 = 0;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-02-07 18:18:05 +01:00
|
|
|
pci_read_config_byte (dev, 0x5b, &scr2);
|
|
|
|
pci_write_config_byte(dev, 0x5b, (scr2 & ~1));
|
|
|
|
/* now read cable id register */
|
|
|
|
pci_read_config_byte (dev, 0x5a, &scr1);
|
|
|
|
pci_write_config_byte(dev, 0x5b, scr2);
|
|
|
|
} else
|
|
|
|
pci_read_config_byte (dev, 0x5a, &scr1);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2006-12-13 09:35:47 +01:00
|
|
|
/* Serialize access to this device */
|
|
|
|
if (serialize && hwif->mate)
|
2005-04-17 00:20:36 +02:00
|
|
|
hwif->serialized = hwif->mate->serialized = 1;
|
|
|
|
|
2006-12-13 09:35:50 +01:00
|
|
|
/*
|
|
|
|
* Set up ioctl for power status.
|
|
|
|
* NOTE: power affects both drives on each channel.
|
|
|
|
*/
|
|
|
|
hwif->busproc = &hpt3xx_busproc;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
if (!hwif->dma_base) {
|
|
|
|
hwif->drives[0].autotune = 1;
|
|
|
|
hwif->drives[1].autotune = 1;
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
hwif->ultra_mask = 0x7f;
|
|
|
|
hwif->mwdma_mask = 0x07;
|
|
|
|
|
|
|
|
if (!(hwif->udma_four))
|
2007-02-07 18:18:05 +01:00
|
|
|
hwif->udma_four = ((scr1 & ata66) ? 0 : 1);
|
2005-04-17 00:20:36 +02:00
|
|
|
hwif->ide_dma_check = &hpt366_config_drive_xfer_rate;
|
|
|
|
|
2005-06-28 00:24:27 +02:00
|
|
|
if (info->revision >= 8) {
|
2005-04-17 00:20:36 +02:00
|
|
|
hwif->ide_dma_test_irq = &hpt374_ide_dma_test_irq;
|
|
|
|
hwif->ide_dma_end = &hpt374_ide_dma_end;
|
2005-06-28 00:24:27 +02:00
|
|
|
} else if (info->revision >= 5) {
|
2005-04-17 00:20:36 +02:00
|
|
|
hwif->ide_dma_test_irq = &hpt374_ide_dma_test_irq;
|
|
|
|
hwif->ide_dma_end = &hpt374_ide_dma_end;
|
2005-06-28 00:24:27 +02:00
|
|
|
} else if (info->revision >= 3) {
|
2005-04-17 00:20:36 +02:00
|
|
|
hwif->dma_start = &hpt370_ide_dma_start;
|
|
|
|
hwif->ide_dma_end = &hpt370_ide_dma_end;
|
|
|
|
hwif->ide_dma_timeout = &hpt370_ide_dma_timeout;
|
|
|
|
hwif->ide_dma_lostirq = &hpt370_ide_dma_lostirq;
|
2005-06-28 00:24:27 +02:00
|
|
|
} else if (info->revision >= 2)
|
2005-04-17 00:20:36 +02:00
|
|
|
hwif->ide_dma_lostirq = &hpt366_ide_dma_lostirq;
|
|
|
|
else
|
|
|
|
hwif->ide_dma_lostirq = &hpt366_ide_dma_lostirq;
|
|
|
|
|
|
|
|
if (!noautodma)
|
|
|
|
hwif->autodma = 1;
|
|
|
|
hwif->drives[0].autodma = hwif->autodma;
|
|
|
|
hwif->drives[1].autodma = hwif->autodma;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __devinit init_dma_hpt366(ide_hwif_t *hwif, unsigned long dmabase)
|
|
|
|
{
|
2007-02-07 18:18:05 +01:00
|
|
|
struct pci_dev *dev = hwif->pci_dev;
|
|
|
|
struct hpt_info *info = ide_get_hwifdata(hwif);
|
|
|
|
u8 masterdma = 0, slavedma = 0;
|
|
|
|
u8 dma_new = 0, dma_old = 0;
|
2005-04-17 00:20:36 +02:00
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
if (!dmabase)
|
|
|
|
return;
|
|
|
|
|
2005-06-28 00:24:27 +02:00
|
|
|
if(info->speed == NULL) {
|
2007-02-07 18:17:51 +01:00
|
|
|
printk(KERN_WARNING "%s: no known IDE timings, disabling DMA.\n",
|
|
|
|
hwif->cds->name);
|
2005-04-17 00:20:36 +02:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
dma_old = hwif->INB(dmabase+2);
|
|
|
|
|
|
|
|
local_irq_save(flags);
|
|
|
|
|
|
|
|
dma_new = dma_old;
|
2007-02-07 18:18:05 +01:00
|
|
|
pci_read_config_byte(dev, hwif->channel ? 0x4b : 0x43, &masterdma);
|
|
|
|
pci_read_config_byte(dev, hwif->channel ? 0x4f : 0x47, &slavedma);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
if (masterdma & 0x30) dma_new |= 0x20;
|
2007-02-07 18:18:05 +01:00
|
|
|
if ( slavedma & 0x30) dma_new |= 0x40;
|
2005-04-17 00:20:36 +02:00
|
|
|
if (dma_new != dma_old)
|
2007-02-07 18:18:05 +01:00
|
|
|
hwif->OUTB(dma_new, dmabase + 2);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
local_irq_restore(flags);
|
|
|
|
|
|
|
|
ide_setup_dma(hwif, dmabase, 8);
|
|
|
|
}
|
|
|
|
|
2005-06-28 00:24:27 +02:00
|
|
|
/*
|
|
|
|
* We "borrow" this hook in order to set the data structures
|
|
|
|
* up early enough before dma or init_hwif calls are made.
|
|
|
|
*/
|
|
|
|
|
|
|
|
static void __devinit init_iops_hpt366(ide_hwif_t *hwif)
|
|
|
|
{
|
2006-12-13 09:35:47 +01:00
|
|
|
struct hpt_info *info = kzalloc(sizeof(struct hpt_info), GFP_KERNEL);
|
|
|
|
struct pci_dev *dev = hwif->pci_dev;
|
|
|
|
u16 did = dev->device;
|
2007-02-07 18:17:37 +01:00
|
|
|
u8 mode, rid = 0;
|
2005-06-28 00:24:27 +02:00
|
|
|
|
|
|
|
if(info == NULL) {
|
2007-02-07 18:17:51 +01:00
|
|
|
printk(KERN_WARNING "%s: out of memory.\n", hwif->cds->name);
|
2005-06-28 00:24:27 +02:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
ide_set_hwifdata(hwif, info);
|
|
|
|
|
2006-12-13 09:35:47 +01:00
|
|
|
/* Avoid doing the same thing twice. */
|
|
|
|
if (hwif->channel && hwif->mate) {
|
|
|
|
memcpy(info, ide_get_hwifdata(hwif->mate), sizeof(struct hpt_info));
|
|
|
|
return;
|
2005-06-28 00:24:27 +02:00
|
|
|
}
|
|
|
|
|
2007-02-07 18:17:37 +01:00
|
|
|
pci_read_config_byte(dev, PCI_REVISION_ID, &rid);
|
2006-12-13 09:35:47 +01:00
|
|
|
|
|
|
|
if (( did == PCI_DEVICE_ID_TTI_HPT366 && rid == 6) ||
|
|
|
|
((did == PCI_DEVICE_ID_TTI_HPT372 ||
|
|
|
|
did == PCI_DEVICE_ID_TTI_HPT302 ||
|
|
|
|
did == PCI_DEVICE_ID_TTI_HPT371) && rid > 1) ||
|
|
|
|
did == PCI_DEVICE_ID_TTI_HPT372N)
|
|
|
|
info->flags |= IS_3xxN;
|
|
|
|
|
2007-02-07 18:17:37 +01:00
|
|
|
rid = info->revision = hpt_revision(dev);
|
|
|
|
if (rid >= 8) /* HPT374 */
|
|
|
|
mode = HPT374_ALLOW_ATA133_6 ? 4 : 3;
|
|
|
|
else if (rid >= 7) /* HPT371 and HPT371N */
|
|
|
|
mode = HPT371_ALLOW_ATA133_6 ? 4 : 3;
|
|
|
|
else if (rid >= 6) /* HPT302 and HPT302N */
|
|
|
|
mode = HPT302_ALLOW_ATA133_6 ? 4 : 3;
|
|
|
|
else if (rid >= 5) /* HPT372, HPT372A, and HPT372N */
|
|
|
|
mode = HPT372_ALLOW_ATA133_6 ? 4 : 3;
|
|
|
|
else if (rid >= 3) /* HPT370 and HPT370A */
|
|
|
|
mode = HPT370_ALLOW_ATA100_5 ? 3 : 2;
|
|
|
|
else /* HPT366 and HPT368 */
|
|
|
|
mode = (HPT366_ALLOW_ATA66_4 || HPT366_ALLOW_ATA66_3) ? 2 : 1;
|
|
|
|
info->max_mode = mode;
|
|
|
|
|
|
|
|
if (rid >= 3)
|
2005-06-28 00:24:27 +02:00
|
|
|
hpt37x_clocking(hwif);
|
|
|
|
else
|
|
|
|
hpt366_clocking(hwif);
|
|
|
|
}
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
static int __devinit init_setup_hpt374(struct pci_dev *dev, ide_pci_device_t *d)
|
|
|
|
{
|
2007-02-07 18:17:54 +01:00
|
|
|
struct pci_dev *dev2;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
if (PCI_FUNC(dev->devfn) & 1)
|
|
|
|
return -ENODEV;
|
|
|
|
|
2007-02-07 18:17:54 +01:00
|
|
|
if ((dev2 = pci_get_slot(dev->bus, dev->devfn + 1)) != NULL) {
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
if (dev2->irq != dev->irq) {
|
|
|
|
/* FIXME: we need a core pci_set_interrupt() */
|
|
|
|
dev2->irq = dev->irq;
|
|
|
|
printk(KERN_WARNING "%s: PCI config space interrupt "
|
|
|
|
"fixed.\n", d->name);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
2007-02-07 18:17:54 +01:00
|
|
|
ret = ide_setup_pci_devices(dev, dev2, d);
|
|
|
|
if (ret < 0)
|
|
|
|
pci_dev_put(dev2);
|
|
|
|
return ret;
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
return ide_setup_pci_device(dev, d);
|
|
|
|
}
|
|
|
|
|
2007-02-07 18:17:51 +01:00
|
|
|
static int __devinit init_setup_hpt372n(struct pci_dev *dev, ide_pci_device_t *d)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
|
|
|
return ide_setup_pci_device(dev, d);
|
|
|
|
}
|
|
|
|
|
2006-12-13 09:35:47 +01:00
|
|
|
static int __devinit init_setup_hpt371(struct pci_dev *dev, ide_pci_device_t *d)
|
|
|
|
{
|
2007-02-07 18:17:51 +01:00
|
|
|
u8 rev = 0, mcr1 = 0;
|
|
|
|
|
|
|
|
pci_read_config_byte(dev, PCI_REVISION_ID, &rev);
|
|
|
|
|
|
|
|
if (rev > 1)
|
|
|
|
d->name = "HPT371N";
|
2006-12-13 09:35:47 +01:00
|
|
|
|
|
|
|
/*
|
|
|
|
* HPT371 chips physically have only one channel, the secondary one,
|
|
|
|
* but the primary channel registers do exist! Go figure...
|
|
|
|
* So, we manually disable the non-existing channel here
|
|
|
|
* (if the BIOS hasn't done this already).
|
|
|
|
*/
|
|
|
|
pci_read_config_byte(dev, 0x50, &mcr1);
|
|
|
|
if (mcr1 & 0x04)
|
2007-02-07 18:17:51 +01:00
|
|
|
pci_write_config_byte(dev, 0x50, mcr1 & ~0x04);
|
|
|
|
|
|
|
|
return ide_setup_pci_device(dev, d);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int __devinit init_setup_hpt372a(struct pci_dev *dev, ide_pci_device_t *d)
|
|
|
|
{
|
|
|
|
u8 rev = 0;
|
|
|
|
|
|
|
|
pci_read_config_byte(dev, PCI_REVISION_ID, &rev);
|
|
|
|
|
|
|
|
if (rev > 1)
|
|
|
|
d->name = "HPT372N";
|
|
|
|
|
|
|
|
return ide_setup_pci_device(dev, d);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int __devinit init_setup_hpt302(struct pci_dev *dev, ide_pci_device_t *d)
|
|
|
|
{
|
|
|
|
u8 rev = 0;
|
|
|
|
|
|
|
|
pci_read_config_byte(dev, PCI_REVISION_ID, &rev);
|
|
|
|
|
|
|
|
if (rev > 1)
|
|
|
|
d->name = "HPT302N";
|
2006-12-13 09:35:47 +01:00
|
|
|
|
|
|
|
return ide_setup_pci_device(dev, d);
|
|
|
|
}
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
static int __devinit init_setup_hpt366(struct pci_dev *dev, ide_pci_device_t *d)
|
|
|
|
{
|
2007-02-07 18:17:54 +01:00
|
|
|
struct pci_dev *dev2;
|
|
|
|
u8 rev = 0;
|
2007-02-07 18:17:51 +01:00
|
|
|
static char *chipset_names[] = { "HPT366", "HPT366", "HPT368",
|
|
|
|
"HPT370", "HPT370A", "HPT372",
|
|
|
|
"HPT372N" };
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
if (PCI_FUNC(dev->devfn) & 1)
|
|
|
|
return -ENODEV;
|
|
|
|
|
2007-02-07 18:17:37 +01:00
|
|
|
pci_read_config_byte(dev, PCI_REVISION_ID, &rev);
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-02-07 18:17:51 +01:00
|
|
|
if (rev > 6)
|
2007-02-07 18:17:37 +01:00
|
|
|
rev = 6;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-02-07 18:17:51 +01:00
|
|
|
d->name = chipset_names[rev];
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2007-02-07 18:17:51 +01:00
|
|
|
if (rev > 2)
|
|
|
|
goto init_single;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
d->channels = 1;
|
|
|
|
|
2007-02-07 18:17:54 +01:00
|
|
|
if ((dev2 = pci_get_slot(dev->bus, dev->devfn + 1)) != NULL) {
|
|
|
|
u8 pin1 = 0, pin2 = 0;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
pci_read_config_byte(dev, PCI_INTERRUPT_PIN, &pin1);
|
|
|
|
pci_read_config_byte(dev2, PCI_INTERRUPT_PIN, &pin2);
|
|
|
|
if (pin1 != pin2 && dev->irq == dev2->irq) {
|
|
|
|
d->bootable = ON_BOARD;
|
|
|
|
printk("%s: onboard version of chipset, pin1=%d pin2=%d\n",
|
|
|
|
d->name, pin1, pin2);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
2007-02-07 18:17:54 +01:00
|
|
|
ret = ide_setup_pci_devices(dev, dev2, d);
|
|
|
|
if (ret < 0)
|
|
|
|
pci_dev_put(dev2);
|
|
|
|
return ret;
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
init_single:
|
|
|
|
return ide_setup_pci_device(dev, d);
|
|
|
|
}
|
|
|
|
|
|
|
|
static ide_pci_device_t hpt366_chipsets[] __devinitdata = {
|
|
|
|
{ /* 0 */
|
|
|
|
.name = "HPT366",
|
|
|
|
.init_setup = init_setup_hpt366,
|
|
|
|
.init_chipset = init_chipset_hpt366,
|
2005-06-28 00:24:27 +02:00
|
|
|
.init_iops = init_iops_hpt366,
|
2005-04-17 00:20:36 +02:00
|
|
|
.init_hwif = init_hwif_hpt366,
|
|
|
|
.init_dma = init_dma_hpt366,
|
|
|
|
.channels = 2,
|
|
|
|
.autodma = AUTODMA,
|
|
|
|
.bootable = OFF_BOARD,
|
|
|
|
.extra = 240
|
|
|
|
},{ /* 1 */
|
|
|
|
.name = "HPT372A",
|
2007-02-07 18:17:51 +01:00
|
|
|
.init_setup = init_setup_hpt372a,
|
2005-04-17 00:20:36 +02:00
|
|
|
.init_chipset = init_chipset_hpt366,
|
2005-06-28 00:24:27 +02:00
|
|
|
.init_iops = init_iops_hpt366,
|
2005-04-17 00:20:36 +02:00
|
|
|
.init_hwif = init_hwif_hpt366,
|
|
|
|
.init_dma = init_dma_hpt366,
|
|
|
|
.channels = 2,
|
|
|
|
.autodma = AUTODMA,
|
|
|
|
.bootable = OFF_BOARD,
|
2007-02-07 18:17:51 +01:00
|
|
|
.extra = 240
|
2005-04-17 00:20:36 +02:00
|
|
|
},{ /* 2 */
|
|
|
|
.name = "HPT302",
|
2007-02-07 18:17:51 +01:00
|
|
|
.init_setup = init_setup_hpt302,
|
2005-04-17 00:20:36 +02:00
|
|
|
.init_chipset = init_chipset_hpt366,
|
2005-06-28 00:24:27 +02:00
|
|
|
.init_iops = init_iops_hpt366,
|
2005-04-17 00:20:36 +02:00
|
|
|
.init_hwif = init_hwif_hpt366,
|
|
|
|
.init_dma = init_dma_hpt366,
|
|
|
|
.channels = 2,
|
|
|
|
.autodma = AUTODMA,
|
|
|
|
.bootable = OFF_BOARD,
|
2007-02-07 18:17:51 +01:00
|
|
|
.extra = 240
|
2005-04-17 00:20:36 +02:00
|
|
|
},{ /* 3 */
|
|
|
|
.name = "HPT371",
|
2006-12-13 09:35:47 +01:00
|
|
|
.init_setup = init_setup_hpt371,
|
2005-04-17 00:20:36 +02:00
|
|
|
.init_chipset = init_chipset_hpt366,
|
2005-06-28 00:24:27 +02:00
|
|
|
.init_iops = init_iops_hpt366,
|
2005-04-17 00:20:36 +02:00
|
|
|
.init_hwif = init_hwif_hpt366,
|
|
|
|
.init_dma = init_dma_hpt366,
|
|
|
|
.channels = 2,
|
|
|
|
.autodma = AUTODMA,
|
2006-12-13 09:35:47 +01:00
|
|
|
.enablebits = {{0x50,0x04,0x04}, {0x54,0x04,0x04}},
|
2005-04-17 00:20:36 +02:00
|
|
|
.bootable = OFF_BOARD,
|
2007-02-07 18:17:51 +01:00
|
|
|
.extra = 240
|
2005-04-17 00:20:36 +02:00
|
|
|
},{ /* 4 */
|
|
|
|
.name = "HPT374",
|
|
|
|
.init_setup = init_setup_hpt374,
|
|
|
|
.init_chipset = init_chipset_hpt366,
|
2005-06-28 00:24:27 +02:00
|
|
|
.init_iops = init_iops_hpt366,
|
2005-04-17 00:20:36 +02:00
|
|
|
.init_hwif = init_hwif_hpt366,
|
|
|
|
.init_dma = init_dma_hpt366,
|
|
|
|
.channels = 2, /* 4 */
|
|
|
|
.autodma = AUTODMA,
|
|
|
|
.bootable = OFF_BOARD,
|
2007-02-07 18:17:51 +01:00
|
|
|
.extra = 240
|
2005-04-17 00:20:36 +02:00
|
|
|
},{ /* 5 */
|
|
|
|
.name = "HPT372N",
|
2007-02-07 18:17:51 +01:00
|
|
|
.init_setup = init_setup_hpt372n,
|
2005-04-17 00:20:36 +02:00
|
|
|
.init_chipset = init_chipset_hpt366,
|
2005-06-28 00:24:27 +02:00
|
|
|
.init_iops = init_iops_hpt366,
|
2005-04-17 00:20:36 +02:00
|
|
|
.init_hwif = init_hwif_hpt366,
|
|
|
|
.init_dma = init_dma_hpt366,
|
|
|
|
.channels = 2, /* 4 */
|
|
|
|
.autodma = AUTODMA,
|
|
|
|
.bootable = OFF_BOARD,
|
2007-02-07 18:17:51 +01:00
|
|
|
.extra = 240
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
/**
|
|
|
|
* hpt366_init_one - called when an HPT366 is found
|
|
|
|
* @dev: the hpt366 device
|
|
|
|
* @id: the matching pci id
|
|
|
|
*
|
|
|
|
* Called when the PCI registration layer (or the IDE initialization)
|
|
|
|
* finds a device matching our IDE device tables.
|
2006-12-13 09:35:51 +01:00
|
|
|
*
|
|
|
|
* NOTE: since we'll have to modify some fields of the ide_pci_device_t
|
|
|
|
* structure depending on the chip's revision, we'd better pass a local
|
|
|
|
* copy down the call chain...
|
2005-04-17 00:20:36 +02:00
|
|
|
*/
|
|
|
|
static int __devinit hpt366_init_one(struct pci_dev *dev, const struct pci_device_id *id)
|
|
|
|
{
|
2006-12-13 09:35:51 +01:00
|
|
|
ide_pci_device_t d = hpt366_chipsets[id->driver_data];
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2006-12-13 09:35:51 +01:00
|
|
|
return d.init_setup(dev, &d);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
static struct pci_device_id hpt366_pci_tbl[] = {
|
|
|
|
{ PCI_VENDOR_ID_TTI, PCI_DEVICE_ID_TTI_HPT366, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0},
|
|
|
|
{ PCI_VENDOR_ID_TTI, PCI_DEVICE_ID_TTI_HPT372, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 1},
|
|
|
|
{ PCI_VENDOR_ID_TTI, PCI_DEVICE_ID_TTI_HPT302, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 2},
|
|
|
|
{ PCI_VENDOR_ID_TTI, PCI_DEVICE_ID_TTI_HPT371, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 3},
|
|
|
|
{ PCI_VENDOR_ID_TTI, PCI_DEVICE_ID_TTI_HPT374, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 4},
|
|
|
|
{ PCI_VENDOR_ID_TTI, PCI_DEVICE_ID_TTI_HPT372N, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 5},
|
|
|
|
{ 0, },
|
|
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(pci, hpt366_pci_tbl);
|
|
|
|
|
|
|
|
static struct pci_driver driver = {
|
|
|
|
.name = "HPT366_IDE",
|
|
|
|
.id_table = hpt366_pci_tbl,
|
|
|
|
.probe = hpt366_init_one,
|
|
|
|
};
|
|
|
|
|
2007-01-27 13:46:56 +01:00
|
|
|
static int __init hpt366_ide_init(void)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
|
|
|
return ide_pci_register_driver(&driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
module_init(hpt366_ide_init);
|
|
|
|
|
|
|
|
MODULE_AUTHOR("Andre Hedrick");
|
|
|
|
MODULE_DESCRIPTION("PCI driver module for Highpoint HPT366 IDE");
|
|
|
|
MODULE_LICENSE("GPL");
|