2005-04-17 00:20:36 +02:00
|
|
|
/*
|
|
|
|
* Generic Generic NCR5380 driver defines
|
|
|
|
*
|
|
|
|
* Copyright 1993, Drew Eckhardt
|
|
|
|
* Visionary Computing
|
|
|
|
* (Unix and Linux consulting and custom programming)
|
|
|
|
* drew@colorado.edu
|
|
|
|
* +1 (303) 440-4894
|
|
|
|
*
|
|
|
|
* NCR53C400 extensions (c) 1994,1995,1996, Kevin Lentin
|
|
|
|
* K.Lentin@cs.monash.edu.au
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef GENERIC_NCR5380_H
|
|
|
|
#define GENERIC_NCR5380_H
|
|
|
|
|
|
|
|
#define __STRVAL(x) #x
|
|
|
|
#define STRVAL(x) __STRVAL(x)
|
|
|
|
|
2010-08-11 03:01:16 +02:00
|
|
|
#ifndef SCSI_G_NCR5380_MEM
|
2016-01-03 06:05:48 +01:00
|
|
|
#define DRV_MODULE_NAME "g_NCR5380"
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
#define NCR5380_map_type int
|
|
|
|
#define NCR5380_map_name port
|
|
|
|
|
2016-01-03 06:05:06 +01:00
|
|
|
#define NCR5380_read(reg) \
|
|
|
|
inb(instance->io_port + (reg))
|
|
|
|
#define NCR5380_write(reg, value) \
|
|
|
|
outb(value, instance->io_port + (reg))
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2016-01-03 06:06:15 +01:00
|
|
|
#define NCR5380_implementation_fields \
|
|
|
|
int c400_ctl_status; \
|
|
|
|
int c400_blk_cnt; \
|
2016-01-03 06:06:17 +01:00
|
|
|
int c400_host_buf; \
|
|
|
|
int io_width;
|
2006-03-24 12:15:37 +01:00
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
#else
|
2010-08-11 03:01:16 +02:00
|
|
|
/* therefore SCSI_G_NCR5380_MEM */
|
2016-01-03 06:05:48 +01:00
|
|
|
#define DRV_MODULE_NAME "g_NCR5380_mmio"
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
#define NCR5380_map_type unsigned long
|
|
|
|
#define NCR5380_map_name base
|
|
|
|
#define NCR53C400_mem_base 0x3880
|
|
|
|
#define NCR53C400_host_buffer 0x3900
|
2016-03-23 11:10:10 +01:00
|
|
|
#define NCR53C400_region_size 0x3a00
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2016-01-03 06:05:06 +01:00
|
|
|
#define NCR5380_read(reg) \
|
|
|
|
readb(((struct NCR5380_hostdata *)shost_priv(instance))->iomem + \
|
|
|
|
NCR53C400_mem_base + (reg))
|
|
|
|
#define NCR5380_write(reg, value) \
|
|
|
|
writeb(value, ((struct NCR5380_hostdata *)shost_priv(instance))->iomem + \
|
|
|
|
NCR53C400_mem_base + (reg))
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
#define NCR5380_implementation_fields \
|
2016-01-03 06:06:15 +01:00
|
|
|
void __iomem *iomem; \
|
2016-03-23 11:10:10 +01:00
|
|
|
resource_size_t iomem_size; \
|
2016-01-03 06:06:15 +01:00
|
|
|
int c400_ctl_status; \
|
|
|
|
int c400_blk_cnt; \
|
|
|
|
int c400_host_buf;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2006-03-24 12:15:37 +01:00
|
|
|
#endif
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2016-01-03 06:05:25 +01:00
|
|
|
#define NCR5380_dma_xfer_len(instance, cmd, phase) \
|
2016-03-23 11:10:11 +01:00
|
|
|
generic_NCR5380_dma_xfer_len(instance, cmd)
|
2016-03-23 11:10:17 +01:00
|
|
|
#define NCR5380_dma_recv_setup generic_NCR5380_pread
|
|
|
|
#define NCR5380_dma_send_setup generic_NCR5380_pwrite
|
2016-03-23 11:10:19 +01:00
|
|
|
#define NCR5380_dma_residual(instance) (0)
|
2016-01-03 06:05:25 +01:00
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
#define NCR5380_intr generic_NCR5380_intr
|
|
|
|
#define NCR5380_queue_command generic_NCR5380_queue_command
|
|
|
|
#define NCR5380_abort generic_NCR5380_abort
|
|
|
|
#define NCR5380_bus_reset generic_NCR5380_bus_reset
|
2014-11-12 06:11:58 +01:00
|
|
|
#define NCR5380_info generic_NCR5380_info
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2016-03-23 11:10:16 +01:00
|
|
|
#define NCR5380_io_delay(x) udelay(x)
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
#define BOARD_NCR5380 0
|
|
|
|
#define BOARD_NCR53C400 1
|
|
|
|
#define BOARD_NCR53C400A 2
|
|
|
|
#define BOARD_DTC3181E 3
|
2016-01-03 06:06:19 +01:00
|
|
|
#define BOARD_HP_C2502 4
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
#endif /* GENERIC_NCR5380_H */
|
|
|
|
|