2005-04-17 00:20:36 +02:00
|
|
|
/* $Id: bkm_a8.c,v 1.22.2.4 2004/01/15 14:02:34 keil Exp $
|
|
|
|
*
|
|
|
|
* low level stuff for Scitel Quadro (4*S0, passive)
|
|
|
|
*
|
|
|
|
* Author Roland Klabunde
|
|
|
|
* Copyright by Roland Klabunde <R.Klabunde@Berkom.de>
|
2012-02-20 04:52:38 +01:00
|
|
|
*
|
2005-04-17 00:20:36 +02:00
|
|
|
* This software may be used and distributed according to the terms
|
|
|
|
* of the GNU General Public License, incorporated herein by reference.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include "hisax.h"
|
|
|
|
#include "isac.h"
|
|
|
|
#include "ipac.h"
|
|
|
|
#include "hscx.h"
|
|
|
|
#include "isdnl1.h"
|
|
|
|
#include <linux/pci.h>
|
|
|
|
#include "bkm_ax.h"
|
|
|
|
|
|
|
|
#define ATTEMPT_PCI_REMAPPING /* Required for PLX rev 1 */
|
|
|
|
|
2005-06-25 23:59:18 +02:00
|
|
|
static const char sct_quadro_revision[] = "$Revision: 1.22.2.4 $";
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
static const char *sct_quadro_subtypes[] =
|
|
|
|
{
|
|
|
|
"",
|
|
|
|
"#1",
|
|
|
|
"#2",
|
|
|
|
"#3",
|
|
|
|
"#4"
|
|
|
|
};
|
|
|
|
|
|
|
|
|
2012-02-20 04:52:38 +01:00
|
|
|
#define wordout(addr, val) outw(val, addr)
|
2005-04-17 00:20:36 +02:00
|
|
|
#define wordin(addr) inw(addr)
|
|
|
|
|
|
|
|
static inline u_char
|
|
|
|
readreg(unsigned int ale, unsigned int adr, u_char off)
|
|
|
|
{
|
|
|
|
register u_char ret;
|
|
|
|
wordout(ale, off);
|
|
|
|
ret = wordin(adr) & 0xFF;
|
|
|
|
return (ret);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void
|
2012-02-20 04:52:38 +01:00
|
|
|
readfifo(unsigned int ale, unsigned int adr, u_char off, u_char *data, int size)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
|
|
|
int i;
|
|
|
|
wordout(ale, off);
|
|
|
|
for (i = 0; i < size; i++)
|
|
|
|
data[i] = wordin(adr) & 0xFF;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
static inline void
|
|
|
|
writereg(unsigned int ale, unsigned int adr, u_char off, u_char data)
|
|
|
|
{
|
|
|
|
wordout(ale, off);
|
|
|
|
wordout(adr, data);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void
|
2012-02-20 04:52:38 +01:00
|
|
|
writefifo(unsigned int ale, unsigned int adr, u_char off, u_char *data, int size)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
|
|
|
int i;
|
|
|
|
wordout(ale, off);
|
|
|
|
for (i = 0; i < size; i++)
|
|
|
|
wordout(adr, data[i]);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Interface functions */
|
|
|
|
|
|
|
|
static u_char
|
|
|
|
ReadISAC(struct IsdnCardState *cs, u_char offset)
|
|
|
|
{
|
|
|
|
return (readreg(cs->hw.ax.base, cs->hw.ax.data_adr, offset | 0x80));
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
|
|
|
WriteISAC(struct IsdnCardState *cs, u_char offset, u_char value)
|
|
|
|
{
|
|
|
|
writereg(cs->hw.ax.base, cs->hw.ax.data_adr, offset | 0x80, value);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
2012-02-20 04:52:38 +01:00
|
|
|
ReadISACfifo(struct IsdnCardState *cs, u_char *data, int size)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
|
|
|
readfifo(cs->hw.ax.base, cs->hw.ax.data_adr, 0x80, data, size);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
2012-02-20 04:52:38 +01:00
|
|
|
WriteISACfifo(struct IsdnCardState *cs, u_char *data, int size)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
|
|
|
writefifo(cs->hw.ax.base, cs->hw.ax.data_adr, 0x80, data, size);
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
static u_char
|
|
|
|
ReadHSCX(struct IsdnCardState *cs, int hscx, u_char offset)
|
|
|
|
{
|
|
|
|
return (readreg(cs->hw.ax.base, cs->hw.ax.data_adr, offset + (hscx ? 0x40 : 0)));
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
|
|
|
WriteHSCX(struct IsdnCardState *cs, int hscx, u_char offset, u_char value)
|
|
|
|
{
|
|
|
|
writereg(cs->hw.ax.base, cs->hw.ax.data_adr, offset + (hscx ? 0x40 : 0), value);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Set the specific ipac to active */
|
|
|
|
static void
|
|
|
|
set_ipac_active(struct IsdnCardState *cs, u_int active)
|
|
|
|
{
|
|
|
|
/* set irq mask */
|
|
|
|
writereg(cs->hw.ax.base, cs->hw.ax.data_adr, IPAC_MASK,
|
2012-02-20 04:52:38 +01:00
|
|
|
active ? 0xc0 : 0xff);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* fast interrupt HSCX stuff goes here
|
|
|
|
*/
|
|
|
|
|
2012-02-20 04:52:38 +01:00
|
|
|
#define READHSCX(cs, nr, reg) readreg(cs->hw.ax.base, \
|
|
|
|
cs->hw.ax.data_adr, reg + (nr ? 0x40 : 0))
|
|
|
|
#define WRITEHSCX(cs, nr, reg, data) writereg(cs->hw.ax.base, \
|
|
|
|
cs->hw.ax.data_adr, reg + (nr ? 0x40 : 0), data)
|
|
|
|
#define READHSCXFIFO(cs, nr, ptr, cnt) readfifo(cs->hw.ax.base, \
|
|
|
|
cs->hw.ax.data_adr, (nr ? 0x40 : 0), ptr, cnt)
|
|
|
|
#define WRITEHSCXFIFO(cs, nr, ptr, cnt) writefifo(cs->hw.ax.base, \
|
|
|
|
cs->hw.ax.data_adr, (nr ? 0x40 : 0), ptr, cnt)
|
2005-04-17 00:20:36 +02:00
|
|
|
|
|
|
|
#include "hscx_irq.c"
|
|
|
|
|
|
|
|
static irqreturn_t
|
IRQ: Maintain regs pointer globally rather than passing to IRQ handlers
Maintain a per-CPU global "struct pt_regs *" variable which can be used instead
of passing regs around manually through all ~1800 interrupt handlers in the
Linux kernel.
The regs pointer is used in few places, but it potentially costs both stack
space and code to pass it around. On the FRV arch, removing the regs parameter
from all the genirq function results in a 20% speed up of the IRQ exit path
(ie: from leaving timer_interrupt() to leaving do_IRQ()).
Where appropriate, an arch may override the generic storage facility and do
something different with the variable. On FRV, for instance, the address is
maintained in GR28 at all times inside the kernel as part of general exception
handling.
Having looked over the code, it appears that the parameter may be handed down
through up to twenty or so layers of functions. Consider a USB character
device attached to a USB hub, attached to a USB controller that posts its
interrupts through a cascaded auxiliary interrupt controller. A character
device driver may want to pass regs to the sysrq handler through the input
layer which adds another few layers of parameter passing.
I've build this code with allyesconfig for x86_64 and i386. I've runtested the
main part of the code on FRV and i386, though I can't test most of the drivers.
I've also done partial conversion for powerpc and MIPS - these at least compile
with minimal configurations.
This will affect all archs. Mostly the changes should be relatively easy.
Take do_IRQ(), store the regs pointer at the beginning, saving the old one:
struct pt_regs *old_regs = set_irq_regs(regs);
And put the old one back at the end:
set_irq_regs(old_regs);
Don't pass regs through to generic_handle_irq() or __do_IRQ().
In timer_interrupt(), this sort of change will be necessary:
- update_process_times(user_mode(regs));
- profile_tick(CPU_PROFILING, regs);
+ update_process_times(user_mode(get_irq_regs()));
+ profile_tick(CPU_PROFILING);
I'd like to move update_process_times()'s use of get_irq_regs() into itself,
except that i386, alone of the archs, uses something other than user_mode().
Some notes on the interrupt handling in the drivers:
(*) input_dev() is now gone entirely. The regs pointer is no longer stored in
the input_dev struct.
(*) finish_unlinks() in drivers/usb/host/ohci-q.c needs checking. It does
something different depending on whether it's been supplied with a regs
pointer or not.
(*) Various IRQ handler function pointers have been moved to type
irq_handler_t.
Signed-Off-By: David Howells <dhowells@redhat.com>
(cherry picked from 1b16e7ac850969f38b375e511e3fa2f474a33867 commit)
2006-10-05 15:55:46 +02:00
|
|
|
bkm_interrupt_ipac(int intno, void *dev_id)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
|
|
|
struct IsdnCardState *cs = dev_id;
|
|
|
|
u_char ista, val, icnt = 5;
|
|
|
|
u_long flags;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&cs->lock, flags);
|
|
|
|
ista = readreg(cs->hw.ax.base, cs->hw.ax.data_adr, IPAC_ISTA);
|
|
|
|
if (!(ista & 0x3f)) { /* not this IPAC */
|
|
|
|
spin_unlock_irqrestore(&cs->lock, flags);
|
|
|
|
return IRQ_NONE;
|
|
|
|
}
|
2012-02-20 04:52:38 +01:00
|
|
|
Start_IPAC:
|
2005-04-17 00:20:36 +02:00
|
|
|
if (cs->debug & L1_DEB_IPAC)
|
|
|
|
debugl1(cs, "IPAC ISTA %02X", ista);
|
|
|
|
if (ista & 0x0f) {
|
|
|
|
val = readreg(cs->hw.ax.base, cs->hw.ax.data_adr, HSCX_ISTA + 0x40);
|
|
|
|
if (ista & 0x01)
|
|
|
|
val |= 0x01;
|
|
|
|
if (ista & 0x04)
|
|
|
|
val |= 0x02;
|
|
|
|
if (ista & 0x08)
|
|
|
|
val |= 0x04;
|
|
|
|
if (val) {
|
|
|
|
hscx_int_main(cs, val);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
if (ista & 0x20) {
|
|
|
|
val = 0xfe & readreg(cs->hw.ax.base, cs->hw.ax.data_adr, ISAC_ISTA | 0x80);
|
|
|
|
if (val) {
|
|
|
|
isac_interrupt(cs, val);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
if (ista & 0x10) {
|
|
|
|
val = 0x01;
|
|
|
|
isac_interrupt(cs, val);
|
|
|
|
}
|
|
|
|
ista = readreg(cs->hw.ax.base, cs->hw.ax.data_adr, IPAC_ISTA);
|
|
|
|
if ((ista & 0x3f) && icnt) {
|
|
|
|
icnt--;
|
|
|
|
goto Start_IPAC;
|
|
|
|
}
|
|
|
|
if (!icnt)
|
2007-10-31 08:42:07 +01:00
|
|
|
printk(KERN_WARNING "HiSax: Scitel Quadro (%s) IRQ LOOP\n",
|
2005-04-17 00:20:36 +02:00
|
|
|
sct_quadro_subtypes[cs->subtyp]);
|
|
|
|
writereg(cs->hw.ax.base, cs->hw.ax.data_adr, IPAC_MASK, 0xFF);
|
|
|
|
writereg(cs->hw.ax.base, cs->hw.ax.data_adr, IPAC_MASK, 0xC0);
|
|
|
|
spin_unlock_irqrestore(&cs->lock, flags);
|
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
2005-06-25 23:59:18 +02:00
|
|
|
static void
|
2005-04-17 00:20:36 +02:00
|
|
|
release_io_sct_quadro(struct IsdnCardState *cs)
|
|
|
|
{
|
|
|
|
release_region(cs->hw.ax.base & 0xffffffc0, 128);
|
|
|
|
if (cs->subtyp == SCT_1)
|
|
|
|
release_region(cs->hw.ax.plx_adr, 64);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
|
|
|
enable_bkm_int(struct IsdnCardState *cs, unsigned bEnable)
|
|
|
|
{
|
|
|
|
if (cs->typ == ISDN_CTYPE_SCT_QUADRO) {
|
|
|
|
if (bEnable)
|
|
|
|
wordout(cs->hw.ax.plx_adr + 0x4C, (wordin(cs->hw.ax.plx_adr + 0x4C) | 0x41));
|
|
|
|
else
|
|
|
|
wordout(cs->hw.ax.plx_adr + 0x4C, (wordin(cs->hw.ax.plx_adr + 0x4C) & ~0x41));
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
|
|
|
reset_bkm(struct IsdnCardState *cs)
|
|
|
|
{
|
|
|
|
if (cs->subtyp == SCT_1) {
|
|
|
|
wordout(cs->hw.ax.plx_adr + 0x50, (wordin(cs->hw.ax.plx_adr + 0x50) & ~4));
|
|
|
|
mdelay(10);
|
|
|
|
/* Remove the soft reset */
|
|
|
|
wordout(cs->hw.ax.plx_adr + 0x50, (wordin(cs->hw.ax.plx_adr + 0x50) | 4));
|
|
|
|
mdelay(10);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static int
|
|
|
|
BKM_card_msg(struct IsdnCardState *cs, int mt, void *arg)
|
|
|
|
{
|
|
|
|
u_long flags;
|
|
|
|
|
|
|
|
switch (mt) {
|
2012-02-20 04:52:38 +01:00
|
|
|
case CARD_RESET:
|
|
|
|
spin_lock_irqsave(&cs->lock, flags);
|
|
|
|
/* Disable ints */
|
|
|
|
set_ipac_active(cs, 0);
|
|
|
|
enable_bkm_int(cs, 0);
|
|
|
|
reset_bkm(cs);
|
|
|
|
spin_unlock_irqrestore(&cs->lock, flags);
|
|
|
|
return (0);
|
|
|
|
case CARD_RELEASE:
|
|
|
|
/* Sanity */
|
|
|
|
spin_lock_irqsave(&cs->lock, flags);
|
|
|
|
set_ipac_active(cs, 0);
|
|
|
|
enable_bkm_int(cs, 0);
|
|
|
|
spin_unlock_irqrestore(&cs->lock, flags);
|
|
|
|
release_io_sct_quadro(cs);
|
|
|
|
return (0);
|
|
|
|
case CARD_INIT:
|
|
|
|
spin_lock_irqsave(&cs->lock, flags);
|
|
|
|
cs->debug |= L1_DEB_IPAC;
|
|
|
|
set_ipac_active(cs, 1);
|
|
|
|
inithscxisac(cs, 3);
|
|
|
|
/* Enable ints */
|
|
|
|
enable_bkm_int(cs, 1);
|
|
|
|
spin_unlock_irqrestore(&cs->lock, flags);
|
|
|
|
return (0);
|
|
|
|
case CARD_TEST:
|
|
|
|
return (0);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
2012-12-21 22:13:05 +01:00
|
|
|
static int sct_alloc_io(u_int adr, u_int len)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
|
|
|
if (!request_region(adr, len, "scitel")) {
|
|
|
|
printk(KERN_WARNING
|
2012-02-20 04:52:38 +01:00
|
|
|
"HiSax: Scitel port %#x-%#x already in use\n",
|
|
|
|
adr, adr + len);
|
2005-04-17 00:20:36 +02:00
|
|
|
return (1);
|
|
|
|
}
|
2012-02-20 04:52:38 +01:00
|
|
|
return (0);
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
|
2012-12-21 22:13:05 +01:00
|
|
|
static struct pci_dev *dev_a8 = NULL;
|
|
|
|
static u16 sub_vendor_id = 0;
|
|
|
|
static u16 sub_sys_id = 0;
|
|
|
|
static u_char pci_bus = 0;
|
|
|
|
static u_char pci_device_fn = 0;
|
|
|
|
static u_char pci_irq = 0;
|
2005-04-17 00:20:36 +02:00
|
|
|
|
2012-12-21 22:13:05 +01:00
|
|
|
int setup_sct_quadro(struct IsdnCard *card)
|
2005-04-17 00:20:36 +02:00
|
|
|
{
|
|
|
|
struct IsdnCardState *cs = card->cs;
|
|
|
|
char tmp[64];
|
|
|
|
u_int found = 0;
|
|
|
|
u_int pci_ioaddr1, pci_ioaddr2, pci_ioaddr3, pci_ioaddr4, pci_ioaddr5;
|
|
|
|
|
|
|
|
strcpy(tmp, sct_quadro_revision);
|
|
|
|
printk(KERN_INFO "HiSax: T-Berkom driver Rev. %s\n", HiSax_getrev(tmp));
|
|
|
|
if (cs->typ == ISDN_CTYPE_SCT_QUADRO) {
|
|
|
|
cs->subtyp = SCT_1; /* Preset */
|
|
|
|
} else
|
|
|
|
return (0);
|
|
|
|
|
|
|
|
/* Identify subtype by para[0] */
|
|
|
|
if (card->para[0] >= SCT_1 && card->para[0] <= SCT_4)
|
|
|
|
cs->subtyp = card->para[0];
|
|
|
|
else {
|
2007-10-31 08:42:07 +01:00
|
|
|
printk(KERN_WARNING "HiSax: Scitel Quadro: Invalid "
|
|
|
|
"subcontroller in configuration, default to 1\n");
|
2005-04-17 00:20:36 +02:00
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
if ((cs->subtyp != SCT_1) && ((sub_sys_id != PCI_DEVICE_ID_BERKOM_SCITEL_QUADRO) ||
|
2012-02-20 04:52:38 +01:00
|
|
|
(sub_vendor_id != PCI_VENDOR_ID_BERKOM)))
|
2005-04-17 00:20:36 +02:00
|
|
|
return (0);
|
|
|
|
if (cs->subtyp == SCT_1) {
|
2010-01-18 17:24:10 +01:00
|
|
|
while ((dev_a8 = hisax_find_pci_device(PCI_VENDOR_ID_PLX,
|
2012-02-20 04:52:38 +01:00
|
|
|
PCI_DEVICE_ID_PLX_9050, dev_a8))) {
|
|
|
|
|
2005-04-17 00:20:36 +02:00
|
|
|
sub_vendor_id = dev_a8->subsystem_vendor;
|
|
|
|
sub_sys_id = dev_a8->subsystem_device;
|
|
|
|
if ((sub_sys_id == PCI_DEVICE_ID_BERKOM_SCITEL_QUADRO) &&
|
2012-02-20 04:52:38 +01:00
|
|
|
(sub_vendor_id == PCI_VENDOR_ID_BERKOM)) {
|
2005-04-17 00:20:36 +02:00
|
|
|
if (pci_enable_device(dev_a8))
|
2012-02-20 04:52:38 +01:00
|
|
|
return (0);
|
2005-04-17 00:20:36 +02:00
|
|
|
pci_ioaddr1 = pci_resource_start(dev_a8, 1);
|
|
|
|
pci_irq = dev_a8->irq;
|
|
|
|
pci_bus = dev_a8->bus->number;
|
|
|
|
pci_device_fn = dev_a8->devfn;
|
|
|
|
found = 1;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
if (!found) {
|
2007-10-31 08:42:07 +01:00
|
|
|
printk(KERN_WARNING "HiSax: Scitel Quadro (%s): "
|
2012-02-20 04:52:38 +01:00
|
|
|
"Card not found\n",
|
|
|
|
sct_quadro_subtypes[cs->subtyp]);
|
2005-04-17 00:20:36 +02:00
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
#ifdef ATTEMPT_PCI_REMAPPING
|
|
|
|
/* HACK: PLX revision 1 bug: PLX address bit 7 must not be set */
|
2007-06-09 00:46:36 +02:00
|
|
|
if ((pci_ioaddr1 & 0x80) && (dev_a8->revision == 1)) {
|
2007-10-31 08:42:07 +01:00
|
|
|
printk(KERN_WARNING "HiSax: Scitel Quadro (%s): "
|
2012-02-20 04:52:38 +01:00
|
|
|
"PLX rev 1, remapping required!\n",
|
|
|
|
sct_quadro_subtypes[cs->subtyp]);
|
2005-04-17 00:20:36 +02:00
|
|
|
/* Restart PCI negotiation */
|
2012-02-20 04:52:38 +01:00
|
|
|
pci_write_config_dword(dev_a8, PCI_BASE_ADDRESS_1, (u_int)-1);
|
2005-04-17 00:20:36 +02:00
|
|
|
/* Move up by 0x80 byte */
|
|
|
|
pci_ioaddr1 += 0x80;
|
|
|
|
pci_ioaddr1 &= PCI_BASE_ADDRESS_IO_MASK;
|
|
|
|
pci_write_config_dword(dev_a8, PCI_BASE_ADDRESS_1, pci_ioaddr1);
|
2012-02-20 04:52:38 +01:00
|
|
|
dev_a8->resource[1].start = pci_ioaddr1;
|
2005-04-17 00:20:36 +02:00
|
|
|
}
|
|
|
|
#endif /* End HACK */
|
|
|
|
}
|
|
|
|
if (!pci_irq) { /* IRQ range check ?? */
|
2007-10-31 08:42:07 +01:00
|
|
|
printk(KERN_WARNING "HiSax: Scitel Quadro (%s): No IRQ\n",
|
2005-04-17 00:20:36 +02:00
|
|
|
sct_quadro_subtypes[cs->subtyp]);
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
pci_read_config_dword(dev_a8, PCI_BASE_ADDRESS_1, &pci_ioaddr1);
|
|
|
|
pci_read_config_dword(dev_a8, PCI_BASE_ADDRESS_2, &pci_ioaddr2);
|
|
|
|
pci_read_config_dword(dev_a8, PCI_BASE_ADDRESS_3, &pci_ioaddr3);
|
|
|
|
pci_read_config_dword(dev_a8, PCI_BASE_ADDRESS_4, &pci_ioaddr4);
|
|
|
|
pci_read_config_dword(dev_a8, PCI_BASE_ADDRESS_5, &pci_ioaddr5);
|
|
|
|
if (!pci_ioaddr1 || !pci_ioaddr2 || !pci_ioaddr3 || !pci_ioaddr4 || !pci_ioaddr5) {
|
2007-10-31 08:42:07 +01:00
|
|
|
printk(KERN_WARNING "HiSax: Scitel Quadro (%s): "
|
|
|
|
"No IO base address(es)\n",
|
2005-04-17 00:20:36 +02:00
|
|
|
sct_quadro_subtypes[cs->subtyp]);
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
pci_ioaddr1 &= PCI_BASE_ADDRESS_IO_MASK;
|
|
|
|
pci_ioaddr2 &= PCI_BASE_ADDRESS_IO_MASK;
|
|
|
|
pci_ioaddr3 &= PCI_BASE_ADDRESS_IO_MASK;
|
|
|
|
pci_ioaddr4 &= PCI_BASE_ADDRESS_IO_MASK;
|
|
|
|
pci_ioaddr5 &= PCI_BASE_ADDRESS_IO_MASK;
|
|
|
|
/* Take over */
|
|
|
|
cs->irq = pci_irq;
|
2006-07-02 04:29:36 +02:00
|
|
|
cs->irq_flags |= IRQF_SHARED;
|
2005-04-17 00:20:36 +02:00
|
|
|
/* pci_ioaddr1 is unique to all subdevices */
|
|
|
|
/* pci_ioaddr2 is for the fourth subdevice only */
|
|
|
|
/* pci_ioaddr3 is for the third subdevice only */
|
|
|
|
/* pci_ioaddr4 is for the second subdevice only */
|
|
|
|
/* pci_ioaddr5 is for the first subdevice only */
|
|
|
|
cs->hw.ax.plx_adr = pci_ioaddr1;
|
|
|
|
/* Enter all ipac_base addresses */
|
2012-02-20 04:52:38 +01:00
|
|
|
switch (cs->subtyp) {
|
|
|
|
case 1:
|
|
|
|
cs->hw.ax.base = pci_ioaddr5 + 0x00;
|
|
|
|
if (sct_alloc_io(pci_ioaddr1, 128))
|
|
|
|
return (0);
|
|
|
|
if (sct_alloc_io(pci_ioaddr5, 64))
|
|
|
|
return (0);
|
|
|
|
/* disable all IPAC */
|
|
|
|
writereg(pci_ioaddr5, pci_ioaddr5 + 4,
|
|
|
|
IPAC_MASK, 0xFF);
|
|
|
|
writereg(pci_ioaddr4 + 0x08, pci_ioaddr4 + 0x0c,
|
|
|
|
IPAC_MASK, 0xFF);
|
|
|
|
writereg(pci_ioaddr3 + 0x10, pci_ioaddr3 + 0x14,
|
|
|
|
IPAC_MASK, 0xFF);
|
|
|
|
writereg(pci_ioaddr2 + 0x20, pci_ioaddr2 + 0x24,
|
|
|
|
IPAC_MASK, 0xFF);
|
|
|
|
break;
|
|
|
|
case 2:
|
|
|
|
cs->hw.ax.base = pci_ioaddr4 + 0x08;
|
|
|
|
if (sct_alloc_io(pci_ioaddr4, 64))
|
|
|
|
return (0);
|
|
|
|
break;
|
|
|
|
case 3:
|
|
|
|
cs->hw.ax.base = pci_ioaddr3 + 0x10;
|
|
|
|
if (sct_alloc_io(pci_ioaddr3, 64))
|
|
|
|
return (0);
|
|
|
|
break;
|
|
|
|
case 4:
|
|
|
|
cs->hw.ax.base = pci_ioaddr2 + 0x20;
|
|
|
|
if (sct_alloc_io(pci_ioaddr2, 64))
|
|
|
|
return (0);
|
|
|
|
break;
|
|
|
|
}
|
2005-04-17 00:20:36 +02:00
|
|
|
/* For isac and hscx data path */
|
|
|
|
cs->hw.ax.data_adr = cs->hw.ax.base + 4;
|
|
|
|
|
2007-10-31 08:42:07 +01:00
|
|
|
printk(KERN_INFO "HiSax: Scitel Quadro (%s) configured at "
|
|
|
|
"0x%.4lX, 0x%.4lX, 0x%.4lX and IRQ %d\n",
|
2005-04-17 00:20:36 +02:00
|
|
|
sct_quadro_subtypes[cs->subtyp],
|
|
|
|
cs->hw.ax.plx_adr,
|
|
|
|
cs->hw.ax.base,
|
|
|
|
cs->hw.ax.data_adr,
|
|
|
|
cs->irq);
|
|
|
|
|
|
|
|
test_and_set_bit(HW_IPAC, &cs->HW_Flags);
|
|
|
|
|
|
|
|
cs->readisac = &ReadISAC;
|
|
|
|
cs->writeisac = &WriteISAC;
|
|
|
|
cs->readisacfifo = &ReadISACfifo;
|
|
|
|
cs->writeisacfifo = &WriteISACfifo;
|
|
|
|
|
|
|
|
cs->BC_Read_Reg = &ReadHSCX;
|
|
|
|
cs->BC_Write_Reg = &WriteHSCX;
|
|
|
|
cs->BC_Send_Data = &hscx_fill_fifo;
|
|
|
|
cs->cardmsg = &BKM_card_msg;
|
|
|
|
cs->irq_func = &bkm_interrupt_ipac;
|
|
|
|
|
2007-10-31 08:42:07 +01:00
|
|
|
printk(KERN_INFO "HiSax: Scitel Quadro (%s): IPAC Version %d\n",
|
2012-02-20 04:52:38 +01:00
|
|
|
sct_quadro_subtypes[cs->subtyp],
|
|
|
|
readreg(cs->hw.ax.base, cs->hw.ax.data_adr, IPAC_ID));
|
2005-04-17 00:20:36 +02:00
|
|
|
return (1);
|
|
|
|
}
|