2015-01-15 10:12:17 +01:00
|
|
|
/*
|
|
|
|
* Intel BayTrail PMIC I2C bus semaphore implementaion
|
|
|
|
* Copyright (c) 2014, Intel Corporation.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms and conditions of the GNU General Public License,
|
|
|
|
* version 2, as published by the Free Software Foundation.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
|
|
* more details.
|
|
|
|
*/
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/device.h>
|
|
|
|
#include <linux/acpi.h>
|
|
|
|
#include <linux/i2c.h>
|
|
|
|
#include <linux/interrupt.h>
|
2017-02-10 11:27:56 +01:00
|
|
|
#include <linux/pm_qos.h>
|
2015-02-10 18:06:08 +01:00
|
|
|
|
2015-01-15 10:12:17 +01:00
|
|
|
#include <asm/iosf_mbi.h>
|
2015-02-10 18:06:08 +01:00
|
|
|
|
2015-01-15 10:12:17 +01:00
|
|
|
#include "i2c-designware-core.h"
|
|
|
|
|
2017-03-20 14:37:30 +01:00
|
|
|
#define SEMAPHORE_TIMEOUT 500
|
2015-01-15 10:12:17 +01:00
|
|
|
#define PUNIT_SEMAPHORE 0x7
|
2017-02-10 11:27:58 +01:00
|
|
|
#define PUNIT_SEMAPHORE_CHT 0x10e
|
2015-02-10 18:06:06 +01:00
|
|
|
#define PUNIT_SEMAPHORE_BIT BIT(0)
|
|
|
|
#define PUNIT_SEMAPHORE_ACQUIRE BIT(1)
|
2015-01-15 10:12:17 +01:00
|
|
|
|
|
|
|
static unsigned long acquired;
|
|
|
|
|
2017-02-10 11:27:58 +01:00
|
|
|
static u32 get_sem_addr(struct dw_i2c_dev *dev)
|
|
|
|
{
|
|
|
|
if (dev->flags & MODEL_CHERRYTRAIL)
|
|
|
|
return PUNIT_SEMAPHORE_CHT;
|
|
|
|
else
|
|
|
|
return PUNIT_SEMAPHORE;
|
|
|
|
}
|
|
|
|
|
2017-02-10 11:27:54 +01:00
|
|
|
static int get_sem(struct dw_i2c_dev *dev, u32 *sem)
|
2015-01-15 10:12:17 +01:00
|
|
|
{
|
2017-02-10 11:27:58 +01:00
|
|
|
u32 addr = get_sem_addr(dev);
|
2015-02-10 18:06:06 +01:00
|
|
|
u32 data;
|
2015-01-15 10:12:17 +01:00
|
|
|
int ret;
|
|
|
|
|
2017-02-10 11:27:58 +01:00
|
|
|
ret = iosf_mbi_read(BT_MBI_UNIT_PMC, MBI_REG_READ, addr, &data);
|
2015-01-15 10:12:17 +01:00
|
|
|
if (ret) {
|
2017-02-10 11:27:54 +01:00
|
|
|
dev_err(dev->dev, "iosf failed to read punit semaphore\n");
|
2015-01-15 10:12:17 +01:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2015-02-10 18:06:06 +01:00
|
|
|
*sem = data & PUNIT_SEMAPHORE_BIT;
|
2015-01-15 10:12:17 +01:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2017-02-10 11:27:54 +01:00
|
|
|
static void reset_semaphore(struct dw_i2c_dev *dev)
|
2015-01-15 10:12:17 +01:00
|
|
|
{
|
2017-02-10 11:27:58 +01:00
|
|
|
if (iosf_mbi_modify(BT_MBI_UNIT_PMC, MBI_REG_READ, get_sem_addr(dev),
|
2017-02-10 11:27:57 +01:00
|
|
|
0, PUNIT_SEMAPHORE_BIT))
|
2017-02-10 11:27:54 +01:00
|
|
|
dev_err(dev->dev, "iosf failed to reset punit semaphore during write\n");
|
2017-02-10 11:27:56 +01:00
|
|
|
|
|
|
|
pm_qos_update_request(&dev->pm_qos, PM_QOS_DEFAULT_VALUE);
|
2017-02-10 11:27:59 +01:00
|
|
|
|
2017-02-10 11:28:00 +01:00
|
|
|
iosf_mbi_call_pmic_bus_access_notifier_chain(MBI_PMIC_BUS_ACCESS_END,
|
|
|
|
NULL);
|
2017-02-10 11:27:59 +01:00
|
|
|
iosf_mbi_punit_release();
|
2015-01-15 10:12:17 +01:00
|
|
|
}
|
|
|
|
|
2015-02-10 18:06:08 +01:00
|
|
|
static int baytrail_i2c_acquire(struct dw_i2c_dev *dev)
|
2015-01-15 10:12:17 +01:00
|
|
|
{
|
2017-03-20 12:51:23 +01:00
|
|
|
u32 addr;
|
2015-11-11 18:59:29 +01:00
|
|
|
u32 sem = PUNIT_SEMAPHORE_ACQUIRE;
|
2015-01-15 10:12:17 +01:00
|
|
|
int ret;
|
|
|
|
unsigned long start, end;
|
|
|
|
|
2015-02-10 18:06:10 +01:00
|
|
|
might_sleep();
|
|
|
|
|
2015-01-15 10:12:17 +01:00
|
|
|
if (!dev || !dev->dev)
|
|
|
|
return -ENODEV;
|
|
|
|
|
2015-02-10 18:06:09 +01:00
|
|
|
if (!dev->release_lock)
|
2015-01-15 10:12:17 +01:00
|
|
|
return 0;
|
|
|
|
|
2017-02-10 11:27:59 +01:00
|
|
|
iosf_mbi_punit_acquire();
|
2017-02-10 11:28:00 +01:00
|
|
|
iosf_mbi_call_pmic_bus_access_notifier_chain(MBI_PMIC_BUS_ACCESS_BEGIN,
|
|
|
|
NULL);
|
2017-02-10 11:27:59 +01:00
|
|
|
|
2017-02-10 11:27:56 +01:00
|
|
|
/*
|
|
|
|
* Disallow the CPU to enter C6 or C7 state, entering these states
|
|
|
|
* requires the punit to talk to the pmic and if this happens while
|
|
|
|
* we're holding the semaphore, the SoC hangs.
|
|
|
|
*/
|
|
|
|
pm_qos_update_request(&dev->pm_qos, 0);
|
|
|
|
|
2017-03-20 12:51:23 +01:00
|
|
|
addr = get_sem_addr(dev);
|
|
|
|
|
2015-02-10 18:06:06 +01:00
|
|
|
/* host driver writes to side band semaphore register */
|
2017-02-10 11:27:58 +01:00
|
|
|
ret = iosf_mbi_write(BT_MBI_UNIT_PMC, MBI_REG_WRITE, addr, sem);
|
2015-01-15 10:12:17 +01:00
|
|
|
if (ret) {
|
|
|
|
dev_err(dev->dev, "iosf punit semaphore request failed\n");
|
2017-02-10 11:27:56 +01:00
|
|
|
goto out;
|
2015-01-15 10:12:17 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
/* host driver waits for bit 0 to be set in semaphore register */
|
|
|
|
start = jiffies;
|
|
|
|
end = start + msecs_to_jiffies(SEMAPHORE_TIMEOUT);
|
2015-02-10 18:06:10 +01:00
|
|
|
do {
|
2017-02-10 11:27:54 +01:00
|
|
|
ret = get_sem(dev, &sem);
|
2015-01-15 10:12:17 +01:00
|
|
|
if (!ret && sem) {
|
|
|
|
acquired = jiffies;
|
|
|
|
dev_dbg(dev->dev, "punit semaphore acquired after %ums\n",
|
|
|
|
jiffies_to_msecs(jiffies - start));
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
usleep_range(1000, 2000);
|
2015-02-10 18:06:10 +01:00
|
|
|
} while (time_before(jiffies, end));
|
2015-01-15 10:12:17 +01:00
|
|
|
|
|
|
|
dev_err(dev->dev, "punit semaphore timed out, resetting\n");
|
2017-02-10 11:27:56 +01:00
|
|
|
out:
|
2017-02-10 11:27:54 +01:00
|
|
|
reset_semaphore(dev);
|
2015-01-15 10:12:17 +01:00
|
|
|
|
2017-02-10 11:27:58 +01:00
|
|
|
ret = iosf_mbi_read(BT_MBI_UNIT_PMC, MBI_REG_READ, addr, &sem);
|
2015-02-10 18:06:07 +01:00
|
|
|
if (ret)
|
2015-01-15 10:12:17 +01:00
|
|
|
dev_err(dev->dev, "iosf failed to read punit semaphore\n");
|
|
|
|
else
|
|
|
|
dev_err(dev->dev, "PUNIT SEM: %d\n", sem);
|
|
|
|
|
|
|
|
WARN_ON(1);
|
|
|
|
|
|
|
|
return -ETIMEDOUT;
|
|
|
|
}
|
|
|
|
|
2015-02-10 18:06:08 +01:00
|
|
|
static void baytrail_i2c_release(struct dw_i2c_dev *dev)
|
2015-01-15 10:12:17 +01:00
|
|
|
{
|
|
|
|
if (!dev || !dev->dev)
|
|
|
|
return;
|
|
|
|
|
|
|
|
if (!dev->acquire_lock)
|
|
|
|
return;
|
|
|
|
|
2017-02-10 11:27:54 +01:00
|
|
|
reset_semaphore(dev);
|
2015-01-15 10:12:17 +01:00
|
|
|
dev_dbg(dev->dev, "punit semaphore held for %ums\n",
|
|
|
|
jiffies_to_msecs(jiffies - acquired));
|
|
|
|
}
|
|
|
|
|
2017-02-10 11:27:56 +01:00
|
|
|
int i2c_dw_probe_lock_support(struct dw_i2c_dev *dev)
|
2015-01-15 10:12:17 +01:00
|
|
|
{
|
|
|
|
acpi_status status;
|
|
|
|
unsigned long long shared_host = 0;
|
|
|
|
acpi_handle handle;
|
|
|
|
|
|
|
|
if (!dev || !dev->dev)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
handle = ACPI_HANDLE(dev->dev);
|
|
|
|
if (!handle)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
status = acpi_evaluate_integer(handle, "_SEM", NULL, &shared_host);
|
|
|
|
if (ACPI_FAILURE(status))
|
|
|
|
return 0;
|
|
|
|
|
2017-02-10 11:27:55 +01:00
|
|
|
if (!shared_host)
|
|
|
|
return 0;
|
2015-01-15 10:12:17 +01:00
|
|
|
|
|
|
|
if (!iosf_mbi_available())
|
|
|
|
return -EPROBE_DEFER;
|
|
|
|
|
2017-02-10 11:27:55 +01:00
|
|
|
dev_info(dev->dev, "I2C bus managed by PUNIT\n");
|
|
|
|
dev->acquire_lock = baytrail_i2c_acquire;
|
|
|
|
dev->release_lock = baytrail_i2c_release;
|
2017-03-13 23:25:09 +01:00
|
|
|
dev->pm_disabled = true;
|
2017-02-10 11:27:55 +01:00
|
|
|
|
2017-02-10 11:27:56 +01:00
|
|
|
pm_qos_add_request(&dev->pm_qos, PM_QOS_CPU_DMA_LATENCY,
|
|
|
|
PM_QOS_DEFAULT_VALUE);
|
|
|
|
|
2015-01-15 10:12:17 +01:00
|
|
|
return 0;
|
|
|
|
}
|
2017-02-10 11:27:56 +01:00
|
|
|
|
|
|
|
void i2c_dw_remove_lock_support(struct dw_i2c_dev *dev)
|
|
|
|
{
|
|
|
|
if (dev->acquire_lock)
|
|
|
|
pm_qos_remove_request(&dev->pm_qos);
|
|
|
|
}
|