2009-11-19 17:45:21 +01:00
|
|
|
/*
|
|
|
|
* ARM11MPCore internal peripheral emulation.
|
|
|
|
*
|
|
|
|
* Copyright (c) 2006-2007 CodeSourcery.
|
|
|
|
* Written by Paul Brook
|
|
|
|
*
|
2011-06-26 04:21:35 +02:00
|
|
|
* This code is licensed under the GPL.
|
2009-11-19 17:45:21 +01:00
|
|
|
*/
|
|
|
|
|
2016-01-26 19:17:28 +01:00
|
|
|
#include "qemu/osdep.h"
|
include/qemu/osdep.h: Don't include qapi/error.h
Commit 57cb38b included qapi/error.h into qemu/osdep.h to get the
Error typedef. Since then, we've moved to include qemu/osdep.h
everywhere. Its file comment explains: "To avoid getting into
possible circular include dependencies, this file should not include
any other QEMU headers, with the exceptions of config-host.h,
compiler.h, os-posix.h and os-win32.h, all of which are doing a
similar job to this file and are under similar constraints."
qapi/error.h doesn't do a similar job, and it doesn't adhere to
similar constraints: it includes qapi-types.h. That's in excess of
100KiB of crap most .c files don't actually need.
Add the typedef to qemu/typedefs.h, and include that instead of
qapi/error.h. Include qapi/error.h in .c files that need it and don't
get it now. Include qapi-types.h in qom/object.h for uint16List.
Update scripts/clean-includes accordingly. Update it further to match
reality: replace config.h by config-target.h, add sysemu/os-posix.h,
sysemu/os-win32.h. Update the list of includes in the qemu/osdep.h
comment quoted above similarly.
This reduces the number of objects depending on qapi/error.h from "all
of them" to less than a third. Unfortunately, the number depending on
qapi-types.h shrinks only a little. More work is needed for that one.
Signed-off-by: Markus Armbruster <armbru@redhat.com>
[Fix compilation without the spice devel packages. - Paolo]
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
2016-03-14 09:01:28 +01:00
|
|
|
#include "qapi/error.h"
|
2019-05-23 16:35:07 +02:00
|
|
|
#include "qemu/module.h"
|
2013-08-19 01:27:19 +02:00
|
|
|
#include "hw/cpu/arm11mpcore.h"
|
2013-08-18 23:38:15 +02:00
|
|
|
#include "hw/intc/realview_gic.h"
|
2019-08-12 07:23:42 +02:00
|
|
|
#include "hw/irq.h"
|
2019-08-12 07:23:51 +02:00
|
|
|
#include "hw/qdev-properties.h"
|
2011-12-05 15:09:18 +01:00
|
|
|
|
|
|
|
|
2012-04-13 13:39:08 +02:00
|
|
|
static void mpcore_priv_set_irq(void *opaque, int irq, int level)
|
2011-12-05 15:09:18 +01:00
|
|
|
{
|
2013-02-28 19:23:13 +01:00
|
|
|
ARM11MPCorePriveState *s = (ARM11MPCorePriveState *)opaque;
|
2013-08-18 22:04:31 +02:00
|
|
|
|
|
|
|
qemu_set_irq(qdev_get_gpio_in(DEVICE(&s->gic), irq), level);
|
2011-12-05 15:09:18 +01:00
|
|
|
}
|
|
|
|
|
2013-02-28 19:23:13 +01:00
|
|
|
static void mpcore_priv_map_setup(ARM11MPCorePriveState *s)
|
2011-12-05 15:09:18 +01:00
|
|
|
{
|
|
|
|
int i;
|
2013-08-18 20:07:36 +02:00
|
|
|
SysBusDevice *scubusdev = SYS_BUS_DEVICE(&s->scu);
|
2013-08-18 22:04:31 +02:00
|
|
|
DeviceState *gicdev = DEVICE(&s->gic);
|
|
|
|
SysBusDevice *gicbusdev = SYS_BUS_DEVICE(&s->gic);
|
|
|
|
SysBusDevice *timerbusdev = SYS_BUS_DEVICE(&s->mptimer);
|
|
|
|
SysBusDevice *wdtbusdev = SYS_BUS_DEVICE(&s->wdtimer);
|
2013-08-18 20:07:36 +02:00
|
|
|
|
|
|
|
memory_region_add_subregion(&s->container, 0,
|
|
|
|
sysbus_mmio_get_region(scubusdev, 0));
|
2011-12-05 15:09:18 +01:00
|
|
|
/* GIC CPU interfaces: "current CPU" at 0x100, then specific CPUs
|
|
|
|
* at 0x200, 0x300...
|
|
|
|
*/
|
|
|
|
for (i = 0; i < (s->num_cpu + 1); i++) {
|
2012-10-23 12:30:10 +02:00
|
|
|
hwaddr offset = 0x100 + (i * 0x100);
|
2012-04-13 13:39:08 +02:00
|
|
|
memory_region_add_subregion(&s->container, offset,
|
|
|
|
sysbus_mmio_get_region(gicbusdev, i + 1));
|
2011-12-05 15:09:18 +01:00
|
|
|
}
|
|
|
|
/* Add the regions for timer and watchdog for "current CPU" and
|
|
|
|
* for each specific CPU.
|
|
|
|
*/
|
2013-02-28 19:23:13 +01:00
|
|
|
for (i = 0; i < (s->num_cpu + 1); i++) {
|
2011-12-05 15:09:18 +01:00
|
|
|
/* Timers at 0x600, 0x700, ...; watchdogs at 0x620, 0x720, ... */
|
2013-02-28 19:23:13 +01:00
|
|
|
hwaddr offset = 0x600 + i * 0x100;
|
2011-12-05 15:09:18 +01:00
|
|
|
memory_region_add_subregion(&s->container, offset,
|
2013-02-28 19:23:13 +01:00
|
|
|
sysbus_mmio_get_region(timerbusdev, i));
|
|
|
|
memory_region_add_subregion(&s->container, offset + 0x20,
|
|
|
|
sysbus_mmio_get_region(wdtbusdev, i));
|
2011-12-05 15:09:18 +01:00
|
|
|
}
|
2012-04-13 13:39:08 +02:00
|
|
|
memory_region_add_subregion(&s->container, 0x1000,
|
|
|
|
sysbus_mmio_get_region(gicbusdev, 0));
|
|
|
|
/* Wire up the interrupt from each watchdog and timer.
|
|
|
|
* For each core the timer is PPI 29 and the watchdog PPI 30.
|
|
|
|
*/
|
|
|
|
for (i = 0; i < s->num_cpu; i++) {
|
|
|
|
int ppibase = (s->num_irq - 32) + i * 32;
|
2013-02-28 19:23:13 +01:00
|
|
|
sysbus_connect_irq(timerbusdev, i,
|
2013-08-18 22:04:31 +02:00
|
|
|
qdev_get_gpio_in(gicdev, ppibase + 29));
|
2013-02-28 19:23:13 +01:00
|
|
|
sysbus_connect_irq(wdtbusdev, i,
|
2013-08-18 22:04:31 +02:00
|
|
|
qdev_get_gpio_in(gicdev, ppibase + 30));
|
2011-12-05 15:09:18 +01:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2013-08-18 22:04:31 +02:00
|
|
|
static void mpcore_priv_realize(DeviceState *dev, Error **errp)
|
2011-12-05 15:09:18 +01:00
|
|
|
{
|
2013-08-18 22:04:31 +02:00
|
|
|
SysBusDevice *sbd = SYS_BUS_DEVICE(dev);
|
2013-07-24 23:59:01 +02:00
|
|
|
ARM11MPCorePriveState *s = ARM11MPCORE_PRIV(dev);
|
2013-08-18 20:07:36 +02:00
|
|
|
DeviceState *scudev = DEVICE(&s->scu);
|
2013-08-18 22:04:31 +02:00
|
|
|
DeviceState *gicdev = DEVICE(&s->gic);
|
|
|
|
DeviceState *mptimerdev = DEVICE(&s->mptimer);
|
|
|
|
DeviceState *wdtimerdev = DEVICE(&s->wdtimer);
|
|
|
|
Error *err = NULL;
|
2013-08-18 20:07:36 +02:00
|
|
|
|
|
|
|
qdev_prop_set_uint32(scudev, "num-cpu", s->num_cpu);
|
2013-08-18 22:04:31 +02:00
|
|
|
object_property_set_bool(OBJECT(&s->scu), true, "realized", &err);
|
|
|
|
if (err != NULL) {
|
|
|
|
error_propagate(errp, err);
|
|
|
|
return;
|
|
|
|
}
|
2012-04-13 13:39:08 +02:00
|
|
|
|
2013-08-18 22:04:31 +02:00
|
|
|
qdev_prop_set_uint32(gicdev, "num-cpu", s->num_cpu);
|
|
|
|
qdev_prop_set_uint32(gicdev, "num-irq", s->num_irq);
|
|
|
|
object_property_set_bool(OBJECT(&s->gic), true, "realized", &err);
|
|
|
|
if (err != NULL) {
|
|
|
|
error_propagate(errp, err);
|
|
|
|
return;
|
|
|
|
}
|
2012-04-13 13:39:08 +02:00
|
|
|
|
|
|
|
/* Pass through outbound IRQ lines from the GIC */
|
2013-08-18 22:04:31 +02:00
|
|
|
sysbus_pass_irq(sbd, SYS_BUS_DEVICE(&s->gic));
|
2012-04-13 13:39:08 +02:00
|
|
|
|
|
|
|
/* Pass through inbound GPIO lines to the GIC */
|
2013-07-24 23:59:01 +02:00
|
|
|
qdev_init_gpio_in(dev, mpcore_priv_set_irq, s->num_irq - 32);
|
2011-12-05 15:09:18 +01:00
|
|
|
|
2013-08-18 22:04:31 +02:00
|
|
|
qdev_prop_set_uint32(mptimerdev, "num-cpu", s->num_cpu);
|
|
|
|
object_property_set_bool(OBJECT(&s->mptimer), true, "realized", &err);
|
|
|
|
if (err != NULL) {
|
|
|
|
error_propagate(errp, err);
|
|
|
|
return;
|
|
|
|
}
|
2013-02-28 19:23:13 +01:00
|
|
|
|
2013-08-18 22:04:31 +02:00
|
|
|
qdev_prop_set_uint32(wdtimerdev, "num-cpu", s->num_cpu);
|
|
|
|
object_property_set_bool(OBJECT(&s->wdtimer), true, "realized", &err);
|
|
|
|
if (err != NULL) {
|
|
|
|
error_propagate(errp, err);
|
|
|
|
return;
|
|
|
|
}
|
2013-02-28 19:23:13 +01:00
|
|
|
|
2011-12-05 15:09:18 +01:00
|
|
|
mpcore_priv_map_setup(s);
|
|
|
|
}
|
2009-11-19 17:45:21 +01:00
|
|
|
|
2013-08-18 20:48:33 +02:00
|
|
|
static void mpcore_priv_initfn(Object *obj)
|
|
|
|
{
|
|
|
|
SysBusDevice *sbd = SYS_BUS_DEVICE(obj);
|
|
|
|
ARM11MPCorePriveState *s = ARM11MPCORE_PRIV(obj);
|
|
|
|
|
|
|
|
memory_region_init(&s->container, OBJECT(s),
|
|
|
|
"mpcore-priv-container", 0x2000);
|
|
|
|
sysbus_init_mmio(sbd, &s->container);
|
2013-08-18 20:07:36 +02:00
|
|
|
|
2018-07-16 14:59:29 +02:00
|
|
|
sysbus_init_child_obj(obj, "scu", &s->scu, sizeof(s->scu), TYPE_ARM11_SCU);
|
2013-08-18 22:04:31 +02:00
|
|
|
|
2018-07-16 14:59:29 +02:00
|
|
|
sysbus_init_child_obj(obj, "gic", &s->gic, sizeof(s->gic), TYPE_ARM_GIC);
|
2013-08-18 22:04:31 +02:00
|
|
|
/* Request the legacy 11MPCore GIC behaviour: */
|
|
|
|
qdev_prop_set_uint32(DEVICE(&s->gic), "revision", 0);
|
|
|
|
|
2018-07-16 14:59:29 +02:00
|
|
|
sysbus_init_child_obj(obj, "mptimer", &s->mptimer, sizeof(s->mptimer),
|
|
|
|
TYPE_ARM_MPTIMER);
|
2013-08-18 22:04:31 +02:00
|
|
|
|
2018-07-16 14:59:29 +02:00
|
|
|
sysbus_init_child_obj(obj, "wdtimer", &s->wdtimer, sizeof(s->wdtimer),
|
|
|
|
TYPE_ARM_MPTIMER);
|
2013-08-18 20:48:33 +02:00
|
|
|
}
|
|
|
|
|
2012-01-24 20:12:29 +01:00
|
|
|
static Property mpcore_priv_properties[] = {
|
2013-02-28 19:23:13 +01:00
|
|
|
DEFINE_PROP_UINT32("num-cpu", ARM11MPCorePriveState, num_cpu, 1),
|
2012-03-02 12:56:39 +01:00
|
|
|
/* The ARM11 MPCORE TRM says the on-chip controller may have
|
|
|
|
* anything from 0 to 224 external interrupt IRQ lines (with another
|
|
|
|
* 32 internal). We default to 32+32, which is the number provided by
|
|
|
|
* the ARM11 MPCore test chip in the Realview Versatile Express
|
|
|
|
* coretile. Other boards may differ and should set this property
|
|
|
|
* appropriately. Some Linux kernels may not boot if the hardware
|
|
|
|
* has more IRQ lines than the kernel expects.
|
|
|
|
*/
|
2013-02-28 19:23:13 +01:00
|
|
|
DEFINE_PROP_UINT32("num-irq", ARM11MPCorePriveState, num_irq, 64),
|
2012-01-24 20:12:29 +01:00
|
|
|
DEFINE_PROP_END_OF_LIST(),
|
|
|
|
};
|
|
|
|
|
|
|
|
static void mpcore_priv_class_init(ObjectClass *klass, void *data)
|
|
|
|
{
|
2011-12-08 04:34:16 +01:00
|
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
2012-01-24 20:12:29 +01:00
|
|
|
|
2013-08-18 22:04:31 +02:00
|
|
|
dc->realize = mpcore_priv_realize;
|
2020-01-10 16:30:32 +01:00
|
|
|
device_class_set_props(dc, mpcore_priv_properties);
|
2012-01-24 20:12:29 +01:00
|
|
|
}
|
|
|
|
|
2013-01-10 16:19:07 +01:00
|
|
|
static const TypeInfo mpcore_priv_info = {
|
2013-07-24 23:59:01 +02:00
|
|
|
.name = TYPE_ARM11MPCORE_PRIV,
|
2011-12-08 04:34:16 +01:00
|
|
|
.parent = TYPE_SYS_BUS_DEVICE,
|
2013-02-28 19:23:13 +01:00
|
|
|
.instance_size = sizeof(ARM11MPCorePriveState),
|
2013-08-18 20:48:33 +02:00
|
|
|
.instance_init = mpcore_priv_initfn,
|
2011-12-08 04:34:16 +01:00
|
|
|
.class_init = mpcore_priv_class_init,
|
2009-11-19 17:45:21 +01:00
|
|
|
};
|
|
|
|
|
2012-02-09 15:20:55 +01:00
|
|
|
static void arm11mpcore_register_types(void)
|
2009-11-19 17:45:21 +01:00
|
|
|
{
|
2011-12-08 04:34:16 +01:00
|
|
|
type_register_static(&mpcore_priv_info);
|
2009-11-19 17:45:21 +01:00
|
|
|
}
|
|
|
|
|
2012-02-09 15:20:55 +01:00
|
|
|
type_init(arm11mpcore_register_types)
|