2011-08-25 23:38:59 +02:00
|
|
|
/*
|
|
|
|
* QEMU Alpha DP264/CLIPPER hardware system emulator.
|
|
|
|
*
|
|
|
|
* Choose CLIPPER IRQ mappings over, say, DP264, MONET, or WEBBRICK
|
2011-11-29 09:52:39 +01:00
|
|
|
* variants because CLIPPER doesn't have an SMC669 SuperIO controller
|
2011-08-25 23:38:59 +02:00
|
|
|
* that we need to emulate as well.
|
|
|
|
*/
|
|
|
|
|
2016-01-26 19:17:04 +01:00
|
|
|
#include "qemu/osdep.h"
|
2016-01-19 21:51:44 +01:00
|
|
|
#include "qemu-common.h"
|
|
|
|
#include "cpu.h"
|
2013-02-04 15:40:22 +01:00
|
|
|
#include "hw/hw.h"
|
2011-08-25 23:38:59 +02:00
|
|
|
#include "elf.h"
|
2013-02-04 15:40:22 +01:00
|
|
|
#include "hw/loader.h"
|
|
|
|
#include "hw/boards.h"
|
2013-03-18 17:36:02 +01:00
|
|
|
#include "alpha_sys.h"
|
2015-12-17 17:35:09 +01:00
|
|
|
#include "qemu/error-report.h"
|
2012-12-17 18:20:04 +01:00
|
|
|
#include "sysemu/sysemu.h"
|
2013-02-05 17:06:20 +01:00
|
|
|
#include "hw/timer/mc146818rtc.h"
|
2013-02-04 15:40:22 +01:00
|
|
|
#include "hw/ide.h"
|
2013-02-05 17:06:20 +01:00
|
|
|
#include "hw/timer/i8254.h"
|
2018-03-08 23:39:45 +01:00
|
|
|
#include "hw/isa/superio.h"
|
2018-03-08 23:39:44 +01:00
|
|
|
#include "hw/dma/i8257.h"
|
2016-03-20 18:16:19 +01:00
|
|
|
#include "qemu/cutils.h"
|
2011-08-25 23:38:59 +02:00
|
|
|
|
|
|
|
#define MAX_IDE_BUS 2
|
|
|
|
|
|
|
|
static uint64_t cpu_alpha_superpage_to_phys(void *opaque, uint64_t addr)
|
|
|
|
{
|
|
|
|
if (((addr >> 41) & 3) == 2) {
|
|
|
|
addr &= 0xffffffffffull;
|
|
|
|
}
|
|
|
|
return addr;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Note that there are at least 3 viewpoints of IRQ numbers on Alpha systems.
|
|
|
|
(0) The dev_irq_n lines into the cpu, which we totally ignore,
|
|
|
|
(1) The DRIR lines in the typhoon chipset,
|
|
|
|
(2) The "vector" aka mangled interrupt number reported by SRM PALcode,
|
|
|
|
(3) The interrupt number assigned by the kernel.
|
|
|
|
The following function is concerned with (1) only. */
|
|
|
|
|
|
|
|
static int clipper_pci_map_irq(PCIDevice *d, int irq_num)
|
|
|
|
{
|
|
|
|
int slot = d->devfn >> 3;
|
|
|
|
|
|
|
|
assert(irq_num >= 0 && irq_num <= 3);
|
|
|
|
|
|
|
|
return (slot + 1) * 4 + irq_num;
|
|
|
|
}
|
|
|
|
|
2014-05-07 16:42:57 +02:00
|
|
|
static void clipper_init(MachineState *machine)
|
2011-08-25 23:38:59 +02:00
|
|
|
{
|
2014-05-07 16:42:57 +02:00
|
|
|
ram_addr_t ram_size = machine->ram_size;
|
|
|
|
const char *kernel_filename = machine->kernel_filename;
|
|
|
|
const char *kernel_cmdline = machine->kernel_cmdline;
|
|
|
|
const char *initrd_filename = machine->initrd_filename;
|
2012-10-16 02:45:53 +02:00
|
|
|
AlphaCPU *cpus[4];
|
2011-08-25 23:38:59 +02:00
|
|
|
PCIBus *pci_bus;
|
2011-12-15 22:09:51 +01:00
|
|
|
ISABus *isa_bus;
|
2011-08-25 23:38:59 +02:00
|
|
|
qemu_irq rtc_irq;
|
|
|
|
long size, i;
|
2015-05-28 14:39:42 +02:00
|
|
|
char *palcode_filename;
|
2011-08-25 23:38:59 +02:00
|
|
|
uint64_t palcode_entry, palcode_low, palcode_high;
|
|
|
|
uint64_t kernel_entry, kernel_low, kernel_high;
|
|
|
|
|
|
|
|
/* Create up to 4 cpus. */
|
|
|
|
memset(cpus, 0, sizeof(cpus));
|
|
|
|
for (i = 0; i < smp_cpus; ++i) {
|
2017-10-05 15:50:39 +02:00
|
|
|
cpus[i] = ALPHA_CPU(cpu_create(machine->cpu_type));
|
2011-08-25 23:38:59 +02:00
|
|
|
}
|
|
|
|
|
2012-10-16 02:45:53 +02:00
|
|
|
cpus[0]->env.trap_arg0 = ram_size;
|
|
|
|
cpus[0]->env.trap_arg1 = 0;
|
|
|
|
cpus[0]->env.trap_arg2 = smp_cpus;
|
2011-08-25 23:38:59 +02:00
|
|
|
|
|
|
|
/* Init the chipset. */
|
2011-12-15 22:09:55 +01:00
|
|
|
pci_bus = typhoon_init(ram_size, &isa_bus, &rtc_irq, cpus,
|
|
|
|
clipper_pci_map_irq);
|
2011-08-25 23:38:59 +02:00
|
|
|
|
2013-07-14 02:23:37 +02:00
|
|
|
/* Since we have an SRM-compatible PALcode, use the SRM epoch. */
|
2017-10-17 18:44:16 +02:00
|
|
|
mc146818_rtc_init(isa_bus, 1900, rtc_irq);
|
2013-07-14 02:23:37 +02:00
|
|
|
|
2017-10-17 18:44:15 +02:00
|
|
|
i8254_pit_init(isa_bus, 0x40, 0, NULL);
|
2011-08-25 23:38:59 +02:00
|
|
|
|
|
|
|
/* VGA setup. Don't bother loading the bios. */
|
2012-09-08 12:16:28 +02:00
|
|
|
pci_vga_init(pci_bus);
|
2011-08-25 23:38:59 +02:00
|
|
|
|
|
|
|
/* Network setup. e1000 is good enough, failing Tulip support. */
|
|
|
|
for (i = 0; i < nb_nics; i++) {
|
2013-06-06 10:48:51 +02:00
|
|
|
pci_nic_init_nofail(&nd_table[i], pci_bus, "e1000", NULL);
|
2011-08-25 23:38:59 +02:00
|
|
|
}
|
|
|
|
|
2018-03-08 23:39:44 +01:00
|
|
|
/* 2 82C37 (dma) */
|
|
|
|
isa_create_simple(isa_bus, "i82374");
|
|
|
|
|
2018-03-08 23:39:45 +01:00
|
|
|
/* Super I/O */
|
|
|
|
isa_create_simple(isa_bus, TYPE_SMC37C669_SUPERIO);
|
|
|
|
|
2011-08-25 23:38:59 +02:00
|
|
|
/* IDE disk setup. */
|
|
|
|
{
|
|
|
|
DriveInfo *hd[MAX_IDE_BUS * MAX_IDE_DEVS];
|
2014-10-01 20:19:27 +02:00
|
|
|
ide_drive_get(hd, ARRAY_SIZE(hd));
|
2011-08-25 23:38:59 +02:00
|
|
|
|
|
|
|
pci_cmd646_ide_init(pci_bus, hd, 0);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Load PALcode. Given that this is not "real" cpu palcode,
|
|
|
|
but one explicitly written for the emulation, we might as
|
|
|
|
well load it directly from and ELF image. */
|
2015-05-28 14:39:42 +02:00
|
|
|
palcode_filename = qemu_find_file(QEMU_FILE_TYPE_BIOS,
|
|
|
|
bios_name ? bios_name : "palcode-clipper");
|
2011-08-25 23:38:59 +02:00
|
|
|
if (palcode_filename == NULL) {
|
2015-12-17 17:35:09 +01:00
|
|
|
error_report("no palcode provided");
|
2011-08-25 23:38:59 +02:00
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
size = load_elf(palcode_filename, cpu_alpha_superpage_to_phys,
|
|
|
|
NULL, &palcode_entry, &palcode_low, &palcode_high,
|
2016-03-04 12:30:21 +01:00
|
|
|
0, EM_ALPHA, 0, 0);
|
2011-08-25 23:38:59 +02:00
|
|
|
if (size < 0) {
|
2015-12-17 17:35:09 +01:00
|
|
|
error_report("could not load palcode '%s'", palcode_filename);
|
2011-08-25 23:38:59 +02:00
|
|
|
exit(1);
|
|
|
|
}
|
2015-05-28 14:39:42 +02:00
|
|
|
g_free(palcode_filename);
|
2011-08-25 23:38:59 +02:00
|
|
|
|
|
|
|
/* Start all cpus at the PALcode RESET entry point. */
|
|
|
|
for (i = 0; i < smp_cpus; ++i) {
|
2012-10-16 02:45:53 +02:00
|
|
|
cpus[i]->env.pc = palcode_entry;
|
|
|
|
cpus[i]->env.palbr = palcode_entry;
|
2011-08-25 23:38:59 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Load a kernel. */
|
|
|
|
if (kernel_filename) {
|
|
|
|
uint64_t param_offset;
|
|
|
|
|
|
|
|
size = load_elf(kernel_filename, cpu_alpha_superpage_to_phys,
|
|
|
|
NULL, &kernel_entry, &kernel_low, &kernel_high,
|
2016-03-04 12:30:21 +01:00
|
|
|
0, EM_ALPHA, 0, 0);
|
2011-08-25 23:38:59 +02:00
|
|
|
if (size < 0) {
|
2015-12-17 17:35:09 +01:00
|
|
|
error_report("could not load kernel '%s'", kernel_filename);
|
2011-08-25 23:38:59 +02:00
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
|
2012-10-16 02:45:53 +02:00
|
|
|
cpus[0]->env.trap_arg1 = kernel_entry;
|
2011-08-25 23:38:59 +02:00
|
|
|
|
|
|
|
param_offset = kernel_low - 0x6000;
|
|
|
|
|
|
|
|
if (kernel_cmdline) {
|
|
|
|
pstrcpy_targphys("cmdline", param_offset, 0x100, kernel_cmdline);
|
|
|
|
}
|
|
|
|
|
|
|
|
if (initrd_filename) {
|
2018-09-13 12:07:13 +02:00
|
|
|
long initrd_base;
|
|
|
|
int64_t initrd_size;
|
2011-08-25 23:38:59 +02:00
|
|
|
|
|
|
|
initrd_size = get_image_size(initrd_filename);
|
|
|
|
if (initrd_size < 0) {
|
2015-12-17 17:35:09 +01:00
|
|
|
error_report("could not load initial ram disk '%s'",
|
|
|
|
initrd_filename);
|
2011-08-25 23:38:59 +02:00
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Put the initrd image as high in memory as possible. */
|
|
|
|
initrd_base = (ram_size - initrd_size) & TARGET_PAGE_MASK;
|
|
|
|
load_image_targphys(initrd_filename, initrd_base,
|
|
|
|
ram_size - initrd_base);
|
|
|
|
|
Switch non-CPU callers from ld/st*_phys to address_space_ld/st*
Switch all the uses of ld/st*_phys to address_space_ld/st*,
except for those cases where the address space is the CPU's
(ie cs->as). This was done with the following script which
generates a Coccinelle patch.
A few over-80-columns lines in the result were rewrapped by
hand where Coccinelle failed to do the wrapping automatically,
as well as one location where it didn't put a line-continuation
'\' when wrapping lines on a change made to a match inside
a macro definition.
===begin===
#!/bin/sh -e
# Usage:
# ./ldst-phys.spatch.sh > ldst-phys.spatch
# spatch -sp_file ldst-phys.spatch -dir . | sed -e '/^+/s/\t/ /g' > out.patch
# patch -p1 < out.patch
for FN in ub uw_le uw_be l_le l_be q_le q_be uw l q; do
cat <<EOF
@ cpu_matches_ld_${FN} @
expression E1,E2;
identifier as;
@@
ld${FN}_phys(E1->as,E2)
@ other_matches_ld_${FN} depends on !cpu_matches_ld_${FN} @
expression E1,E2;
@@
-ld${FN}_phys(E1,E2)
+address_space_ld${FN}(E1,E2, MEMTXATTRS_UNSPECIFIED, NULL)
EOF
done
for FN in b w_le w_be l_le l_be q_le q_be w l q; do
cat <<EOF
@ cpu_matches_st_${FN} @
expression E1,E2,E3;
identifier as;
@@
st${FN}_phys(E1->as,E2,E3)
@ other_matches_st_${FN} depends on !cpu_matches_st_${FN} @
expression E1,E2,E3;
@@
-st${FN}_phys(E1,E2,E3)
+address_space_st${FN}(E1,E2,E3, MEMTXATTRS_UNSPECIFIED, NULL)
EOF
done
===endit===
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
2015-04-26 17:49:24 +02:00
|
|
|
address_space_stq(&address_space_memory, param_offset + 0x100,
|
|
|
|
initrd_base + 0xfffffc0000000000ULL,
|
|
|
|
MEMTXATTRS_UNSPECIFIED,
|
|
|
|
NULL);
|
|
|
|
address_space_stq(&address_space_memory, param_offset + 0x108,
|
|
|
|
initrd_size, MEMTXATTRS_UNSPECIFIED, NULL);
|
2011-08-25 23:38:59 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2015-09-04 20:37:08 +02:00
|
|
|
static void clipper_machine_init(MachineClass *mc)
|
2011-08-25 23:38:59 +02:00
|
|
|
{
|
2015-09-04 20:37:08 +02:00
|
|
|
mc->desc = "Alpha DP264/CLIPPER";
|
|
|
|
mc->init = clipper_init;
|
2017-02-15 11:05:40 +01:00
|
|
|
mc->block_default_type = IF_IDE;
|
2015-09-04 20:37:08 +02:00
|
|
|
mc->max_cpus = 4;
|
|
|
|
mc->is_default = 1;
|
2017-10-05 15:50:39 +02:00
|
|
|
mc->default_cpu_type = ALPHA_CPU_TYPE_NAME("ev67");
|
2011-08-25 23:38:59 +02:00
|
|
|
}
|
|
|
|
|
2015-09-04 20:37:08 +02:00
|
|
|
DEFINE_MACHINE("clipper", clipper_machine_init)
|