2005-07-02 16:58:51 +02:00
|
|
|
#if !defined(__QEMU_MIPS_EXEC_H__)
|
|
|
|
#define __QEMU_MIPS_EXEC_H__
|
|
|
|
|
2005-12-17 02:11:12 +01:00
|
|
|
//#define DEBUG_OP
|
2005-07-02 16:58:51 +02:00
|
|
|
|
2006-12-21 02:19:56 +01:00
|
|
|
#include "config.h"
|
2005-07-02 16:58:51 +02:00
|
|
|
#include "mips-defs.h"
|
|
|
|
#include "dyngen-exec.h"
|
2007-04-29 23:26:37 +02:00
|
|
|
#include "cpu-defs.h"
|
2005-07-02 16:58:51 +02:00
|
|
|
|
|
|
|
register struct CPUMIPSState *env asm(AREG0);
|
|
|
|
|
|
|
|
#include "cpu.h"
|
|
|
|
#include "exec-all.h"
|
|
|
|
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
2005-10-30 19:16:26 +01:00
|
|
|
#include "softmmu_exec.h"
|
2005-07-02 16:58:51 +02:00
|
|
|
#endif /* !defined(CONFIG_USER_ONLY) */
|
|
|
|
|
2009-04-24 20:03:20 +02:00
|
|
|
static inline int cpu_has_work(CPUState *env)
|
|
|
|
{
|
2010-12-25 22:56:32 +01:00
|
|
|
int has_work = 0;
|
|
|
|
|
|
|
|
/* It is implementation dependent if non-enabled interrupts
|
|
|
|
wake-up the CPU, however most of the implementations only
|
|
|
|
check for interrupts that can be taken. */
|
|
|
|
if ((env->interrupt_request & CPU_INTERRUPT_HARD) &&
|
|
|
|
cpu_mips_hw_interrupts_pending(env)) {
|
|
|
|
has_work = 1;
|
|
|
|
}
|
2009-04-24 20:03:20 +02:00
|
|
|
|
2010-12-25 22:56:32 +01:00
|
|
|
if (env->interrupt_request & CPU_INTERRUPT_TIMER) {
|
|
|
|
has_work = 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
return has_work;
|
|
|
|
}
|
2009-04-24 20:03:20 +02:00
|
|
|
|
2008-07-23 18:16:31 +02:00
|
|
|
static inline int cpu_halted(CPUState *env)
|
2007-09-27 01:52:06 +02:00
|
|
|
{
|
2007-06-03 19:44:37 +02:00
|
|
|
if (!env->halted)
|
|
|
|
return 0;
|
2009-04-24 20:03:20 +02:00
|
|
|
if (cpu_has_work(env)) {
|
2007-06-03 19:44:37 +02:00
|
|
|
env->halted = 0;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
return EXCP_HALTED;
|
|
|
|
}
|
|
|
|
|
2008-07-23 18:16:31 +02:00
|
|
|
static inline void compute_hflags(CPUState *env)
|
2007-09-27 01:52:06 +02:00
|
|
|
{
|
2007-12-30 16:36:58 +01:00
|
|
|
env->hflags &= ~(MIPS_HFLAG_COP1X | MIPS_HFLAG_64 | MIPS_HFLAG_CP0 |
|
2008-11-11 12:39:33 +01:00
|
|
|
MIPS_HFLAG_F64 | MIPS_HFLAG_FPU | MIPS_HFLAG_KSU |
|
|
|
|
MIPS_HFLAG_UX);
|
2007-09-27 01:52:06 +02:00
|
|
|
if (!(env->CP0_Status & (1 << CP0St_EXL)) &&
|
|
|
|
!(env->CP0_Status & (1 << CP0St_ERL)) &&
|
2007-09-29 21:21:36 +02:00
|
|
|
!(env->hflags & MIPS_HFLAG_DM)) {
|
2007-10-28 20:45:05 +01:00
|
|
|
env->hflags |= (env->CP0_Status >> CP0St_KSU) & MIPS_HFLAG_KSU;
|
2007-09-29 21:21:36 +02:00
|
|
|
}
|
2007-11-08 19:05:37 +01:00
|
|
|
#if defined(TARGET_MIPS64)
|
2007-10-28 20:45:05 +01:00
|
|
|
if (((env->hflags & MIPS_HFLAG_KSU) != MIPS_HFLAG_UM) ||
|
2007-09-27 01:52:06 +02:00
|
|
|
(env->CP0_Status & (1 << CP0St_PX)) ||
|
|
|
|
(env->CP0_Status & (1 << CP0St_UX)))
|
|
|
|
env->hflags |= MIPS_HFLAG_64;
|
2008-11-11 12:39:33 +01:00
|
|
|
if (env->CP0_Status & (1 << CP0St_UX))
|
|
|
|
env->hflags |= MIPS_HFLAG_UX;
|
2007-09-27 01:52:06 +02:00
|
|
|
#endif
|
2007-09-29 21:21:36 +02:00
|
|
|
if ((env->CP0_Status & (1 << CP0St_CU0)) ||
|
2007-10-28 20:45:05 +01:00
|
|
|
!(env->hflags & MIPS_HFLAG_KSU))
|
2007-09-27 01:52:06 +02:00
|
|
|
env->hflags |= MIPS_HFLAG_CP0;
|
|
|
|
if (env->CP0_Status & (1 << CP0St_CU1))
|
|
|
|
env->hflags |= MIPS_HFLAG_FPU;
|
|
|
|
if (env->CP0_Status & (1 << CP0St_FR))
|
|
|
|
env->hflags |= MIPS_HFLAG_F64;
|
2007-12-30 16:36:58 +01:00
|
|
|
if (env->insn_flags & ISA_MIPS32R2) {
|
2008-09-18 13:57:27 +02:00
|
|
|
if (env->active_fpu.fcr0 & (1 << FCR0_F64))
|
2007-12-30 16:36:58 +01:00
|
|
|
env->hflags |= MIPS_HFLAG_COP1X;
|
|
|
|
} else if (env->insn_flags & ISA_MIPS32) {
|
|
|
|
if (env->hflags & MIPS_HFLAG_64)
|
|
|
|
env->hflags |= MIPS_HFLAG_COP1X;
|
|
|
|
} else if (env->insn_flags & ISA_MIPS4) {
|
|
|
|
/* All supported MIPS IV CPUs use the XX (CU3) to enable
|
|
|
|
and disable the MIPS IV extensions to the MIPS III ISA.
|
|
|
|
Some other MIPS IV CPUs ignore the bit, so the check here
|
|
|
|
would be too restrictive for them. */
|
|
|
|
if (env->CP0_Status & (1 << CP0St_CU3))
|
|
|
|
env->hflags |= MIPS_HFLAG_COP1X;
|
|
|
|
}
|
2007-09-27 01:52:06 +02:00
|
|
|
}
|
|
|
|
|
2010-06-29 09:58:50 +02:00
|
|
|
static inline void cpu_pc_from_tb(CPUState *env, TranslationBlock *tb)
|
|
|
|
{
|
|
|
|
env->active_tc.PC = tb->pc;
|
|
|
|
env->hflags &= ~MIPS_HFLAG_BMASK;
|
|
|
|
env->hflags |= tb->flags & MIPS_HFLAG_BMASK;
|
|
|
|
}
|
|
|
|
|
2005-07-02 16:58:51 +02:00
|
|
|
#endif /* !defined(__QEMU_MIPS_EXEC_H__) */
|