2012-04-06 14:39:03 +02:00
|
|
|
/*
|
|
|
|
* QEMU PowerPC CPU
|
|
|
|
*
|
|
|
|
* Copyright (c) 2012 SUSE LINUX Products GmbH
|
|
|
|
*
|
|
|
|
* This library is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
|
|
* License as published by the Free Software Foundation; either
|
|
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
* Lesser General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
|
|
* License along with this library; if not, see
|
|
|
|
* <http://www.gnu.org/licenses/lgpl-2.1.html>
|
|
|
|
*/
|
|
|
|
#ifndef QEMU_PPC_CPU_QOM_H
|
|
|
|
#define QEMU_PPC_CPU_QOM_H
|
|
|
|
|
2012-12-17 18:19:50 +01:00
|
|
|
#include "qom/cpu.h"
|
2012-04-06 14:39:03 +02:00
|
|
|
#include "cpu.h"
|
|
|
|
|
|
|
|
#ifdef TARGET_PPC64
|
|
|
|
#define TYPE_POWERPC_CPU "powerpc64-cpu"
|
|
|
|
#elif defined(TARGET_PPCEMB)
|
|
|
|
#define TYPE_POWERPC_CPU "embedded-powerpc-cpu"
|
|
|
|
#else
|
|
|
|
#define TYPE_POWERPC_CPU "powerpc-cpu"
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#define POWERPC_CPU_CLASS(klass) \
|
|
|
|
OBJECT_CLASS_CHECK(PowerPCCPUClass, (klass), TYPE_POWERPC_CPU)
|
|
|
|
#define POWERPC_CPU(obj) \
|
|
|
|
OBJECT_CHECK(PowerPCCPU, (obj), TYPE_POWERPC_CPU)
|
|
|
|
#define POWERPC_CPU_GET_CLASS(obj) \
|
|
|
|
OBJECT_GET_CLASS(PowerPCCPUClass, (obj), TYPE_POWERPC_CPU)
|
|
|
|
|
2013-09-02 14:14:24 +02:00
|
|
|
typedef struct PowerPCCPU PowerPCCPU;
|
|
|
|
|
2012-04-06 14:39:03 +02:00
|
|
|
/**
|
|
|
|
* PowerPCCPUClass:
|
2013-01-16 03:55:14 +01:00
|
|
|
* @parent_realize: The parent class' realize handler.
|
2012-04-06 14:39:03 +02:00
|
|
|
* @parent_reset: The parent class' reset handler.
|
|
|
|
*
|
|
|
|
* A PowerPC CPU model.
|
|
|
|
*/
|
|
|
|
typedef struct PowerPCCPUClass {
|
|
|
|
/*< private >*/
|
|
|
|
CPUClass parent_class;
|
|
|
|
/*< public >*/
|
|
|
|
|
2013-01-16 03:55:14 +01:00
|
|
|
DeviceRealize parent_realize;
|
2012-04-06 14:39:03 +02:00
|
|
|
void (*parent_reset)(CPUState *cpu);
|
2013-01-06 09:31:30 +01:00
|
|
|
|
2013-02-18 00:16:41 +01:00
|
|
|
uint32_t pvr;
|
2013-09-27 10:05:03 +02:00
|
|
|
uint32_t pvr_mask;
|
2014-05-23 04:26:53 +02:00
|
|
|
uint64_t pcr_mask;
|
2013-02-18 00:16:41 +01:00
|
|
|
uint32_t svr;
|
|
|
|
uint64_t insns_flags;
|
|
|
|
uint64_t insns_flags2;
|
|
|
|
uint64_t msr_mask;
|
|
|
|
powerpc_mmu_t mmu_model;
|
|
|
|
powerpc_excp_t excp_model;
|
|
|
|
powerpc_input_t bus_model;
|
|
|
|
uint32_t flags;
|
|
|
|
int bfd_mach;
|
2013-04-07 21:08:19 +02:00
|
|
|
uint32_t l1_dcache_size, l1_icache_size;
|
2013-02-18 00:16:41 +01:00
|
|
|
#if defined(TARGET_PPC64)
|
|
|
|
const struct ppc_segment_page_sizes *sps;
|
|
|
|
#endif
|
|
|
|
void (*init_proc)(CPUPPCState *env);
|
|
|
|
int (*check_pow)(CPUPPCState *env);
|
2013-03-13 01:40:33 +01:00
|
|
|
#if defined(CONFIG_SOFTMMU)
|
2013-09-02 14:14:24 +02:00
|
|
|
int (*handle_mmu_fault)(PowerPCCPU *cpu, target_ulong eaddr, int rwx,
|
2013-03-13 01:40:33 +01:00
|
|
|
int mmu_idx);
|
|
|
|
#endif
|
2014-05-19 19:59:05 +02:00
|
|
|
bool (*interrupts_big_endian)(PowerPCCPU *cpu);
|
2012-04-06 14:39:03 +02:00
|
|
|
} PowerPCCPUClass;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* PowerPCCPU:
|
|
|
|
* @env: #CPUPPCState
|
2014-02-01 15:45:51 +01:00
|
|
|
* @cpu_dt_id: CPU index used in the device tree. KVM uses this index too
|
2014-05-23 04:26:50 +02:00
|
|
|
* @max_compat: Maximal supported logical PVR from the command line
|
2014-05-23 04:26:52 +02:00
|
|
|
* @cpu_version: Current logical PVR, zero if in "raw" mode
|
2012-04-06 14:39:03 +02:00
|
|
|
*
|
|
|
|
* A PowerPC CPU.
|
|
|
|
*/
|
2013-09-02 14:14:24 +02:00
|
|
|
struct PowerPCCPU {
|
2012-04-06 14:39:03 +02:00
|
|
|
/*< private >*/
|
|
|
|
CPUState parent_obj;
|
|
|
|
/*< public >*/
|
|
|
|
|
|
|
|
CPUPPCState env;
|
2014-02-01 15:45:51 +01:00
|
|
|
int cpu_dt_id;
|
2014-05-23 04:26:50 +02:00
|
|
|
uint32_t max_compat;
|
2014-05-23 04:26:52 +02:00
|
|
|
uint32_t cpu_version;
|
2013-09-02 14:14:24 +02:00
|
|
|
};
|
2012-04-06 14:39:03 +02:00
|
|
|
|
|
|
|
static inline PowerPCCPU *ppc_env_get_cpu(CPUPPCState *env)
|
|
|
|
{
|
2013-05-10 16:34:06 +02:00
|
|
|
return container_of(env, PowerPCCPU, env);
|
2012-04-06 14:39:03 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
#define ENV_GET_CPU(e) CPU(ppc_env_get_cpu(e))
|
|
|
|
|
2013-02-22 19:10:01 +01:00
|
|
|
#define ENV_OFFSET offsetof(PowerPCCPU, env)
|
2013-01-06 09:31:30 +01:00
|
|
|
|
2013-02-22 19:10:01 +01:00
|
|
|
PowerPCCPUClass *ppc_cpu_class_by_pvr(uint32_t pvr);
|
2013-09-27 10:05:03 +02:00
|
|
|
PowerPCCPUClass *ppc_cpu_class_by_pvr_mask(uint32_t pvr);
|
2012-04-06 14:39:03 +02:00
|
|
|
|
2013-02-02 10:57:51 +01:00
|
|
|
void ppc_cpu_do_interrupt(CPUState *cpu);
|
2013-05-27 01:33:50 +02:00
|
|
|
void ppc_cpu_dump_state(CPUState *cpu, FILE *f, fprintf_function cpu_fprintf,
|
|
|
|
int flags);
|
|
|
|
void ppc_cpu_dump_statistics(CPUState *cpu, FILE *f,
|
|
|
|
fprintf_function cpu_fprintf, int flags);
|
2013-06-29 18:55:54 +02:00
|
|
|
hwaddr ppc_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
2013-06-29 04:18:45 +02:00
|
|
|
int ppc_cpu_gdb_read_register(CPUState *cpu, uint8_t *buf, int reg);
|
|
|
|
int ppc_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
2013-10-01 18:19:33 +02:00
|
|
|
int ppc64_cpu_write_elf64_qemunote(WriteCoreDumpFunction f,
|
|
|
|
CPUState *cpu, void *opaque);
|
|
|
|
int ppc64_cpu_write_elf64_note(WriteCoreDumpFunction f, CPUState *cs,
|
|
|
|
int cpuid, void *opaque);
|
2013-07-18 21:32:54 +02:00
|
|
|
#ifndef CONFIG_USER_ONLY
|
|
|
|
extern const struct VMStateDescription vmstate_ppc_cpu;
|
2014-05-01 12:37:09 +02:00
|
|
|
|
|
|
|
typedef struct PPCTimebase {
|
|
|
|
uint64_t guest_timebase;
|
|
|
|
int64_t time_of_the_day_ns;
|
|
|
|
} PPCTimebase;
|
|
|
|
|
|
|
|
extern const struct VMStateDescription vmstate_ppc_timebase;
|
|
|
|
|
|
|
|
#define VMSTATE_PPC_TIMEBASE_V(_field, _state, _version) { \
|
|
|
|
.name = (stringify(_field)), \
|
|
|
|
.version_id = (_version), \
|
|
|
|
.size = sizeof(PPCTimebase), \
|
|
|
|
.vmsd = &vmstate_ppc_timebase, \
|
|
|
|
.flags = VMS_STRUCT, \
|
|
|
|
.offset = vmstate_offset_value(_state, _field, PPCTimebase), \
|
|
|
|
}
|
2013-07-18 21:32:54 +02:00
|
|
|
#endif
|
|
|
|
|
2012-04-06 14:39:03 +02:00
|
|
|
#endif
|