2020-01-24 01:51:26 +01:00
|
|
|
/*
|
|
|
|
* QEMU ATmega MCU
|
|
|
|
*
|
|
|
|
* Copyright (c) 2019-2020 Philippe Mathieu-Daudé
|
|
|
|
*
|
|
|
|
* This work is licensed under the terms of the GNU GPLv2 or later.
|
|
|
|
* See the COPYING file in the top-level directory.
|
|
|
|
* SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef HW_AVR_ATMEGA_H
|
|
|
|
#define HW_AVR_ATMEGA_H
|
|
|
|
|
|
|
|
#include "hw/char/avr_usart.h"
|
|
|
|
#include "hw/timer/avr_timer16.h"
|
|
|
|
#include "hw/misc/avr_power.h"
|
|
|
|
#include "target/avr/cpu.h"
|
2020-09-03 22:43:22 +02:00
|
|
|
#include "qom/object.h"
|
2020-01-24 01:51:26 +01:00
|
|
|
|
|
|
|
#define TYPE_ATMEGA_MCU "ATmega"
|
|
|
|
#define TYPE_ATMEGA168_MCU "ATmega168"
|
|
|
|
#define TYPE_ATMEGA328_MCU "ATmega328"
|
|
|
|
#define TYPE_ATMEGA1280_MCU "ATmega1280"
|
|
|
|
#define TYPE_ATMEGA2560_MCU "ATmega2560"
|
|
|
|
|
2020-09-03 22:43:22 +02:00
|
|
|
typedef struct AtmegaMcuState AtmegaMcuState;
|
2020-08-31 23:07:33 +02:00
|
|
|
DECLARE_INSTANCE_CHECKER(AtmegaMcuState, ATMEGA_MCU,
|
|
|
|
TYPE_ATMEGA_MCU)
|
2020-01-24 01:51:26 +01:00
|
|
|
|
|
|
|
#define POWER_MAX 2
|
|
|
|
#define USART_MAX 4
|
|
|
|
#define TIMER_MAX 6
|
|
|
|
#define GPIO_MAX 12
|
|
|
|
|
2020-09-03 22:43:22 +02:00
|
|
|
struct AtmegaMcuState {
|
2020-01-24 01:51:26 +01:00
|
|
|
/*< private >*/
|
|
|
|
SysBusDevice parent_obj;
|
|
|
|
/*< public >*/
|
|
|
|
|
|
|
|
AVRCPU cpu;
|
|
|
|
MemoryRegion flash;
|
|
|
|
MemoryRegion eeprom;
|
|
|
|
MemoryRegion sram;
|
|
|
|
DeviceState *io;
|
|
|
|
AVRMaskState pwr[POWER_MAX];
|
|
|
|
AVRUsartState usart[USART_MAX];
|
|
|
|
AVRTimer16State timer[TIMER_MAX];
|
|
|
|
uint64_t xtal_freq_hz;
|
2020-09-03 22:43:22 +02:00
|
|
|
};
|
2020-01-24 01:51:26 +01:00
|
|
|
|
|
|
|
#endif /* HW_AVR_ATMEGA_H */
|