2008-03-13 02:19:15 +01:00
|
|
|
/*
|
|
|
|
* QEMU NVRAM emulation for DS1225Y chip
|
2008-03-13 20:23:00 +01:00
|
|
|
*
|
2011-12-02 10:30:41 +01:00
|
|
|
* Copyright (c) 2007-2008 Hervé Poussineau
|
2008-03-13 20:23:00 +01:00
|
|
|
*
|
2008-03-13 02:19:15 +01:00
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
2016-01-26 19:17:30 +01:00
|
|
|
#include "qemu/osdep.h"
|
2019-08-12 07:23:51 +02:00
|
|
|
#include "hw/qdev-properties.h"
|
2013-02-04 15:40:22 +01:00
|
|
|
#include "hw/sysbus.h"
|
2019-08-12 07:23:45 +02:00
|
|
|
#include "migration/vmstate.h"
|
2011-07-18 23:34:21 +02:00
|
|
|
#include "trace.h"
|
2018-12-13 14:48:00 +01:00
|
|
|
#include "qemu/error-report.h"
|
2019-05-23 16:35:07 +02:00
|
|
|
#include "qemu/module.h"
|
2008-03-13 02:19:15 +01:00
|
|
|
|
2011-07-18 23:34:22 +02:00
|
|
|
typedef struct {
|
2011-11-10 10:24:24 +01:00
|
|
|
MemoryRegion iomem;
|
2008-03-13 20:23:00 +01:00
|
|
|
uint32_t chip_size;
|
2011-07-18 23:34:22 +02:00
|
|
|
char *filename;
|
2011-09-13 14:41:18 +02:00
|
|
|
FILE *file;
|
2008-03-13 20:23:00 +01:00
|
|
|
uint8_t *contents;
|
2011-07-18 23:34:22 +02:00
|
|
|
} NvRamState;
|
2008-03-13 02:19:15 +01:00
|
|
|
|
2012-10-23 12:30:10 +02:00
|
|
|
static uint64_t nvram_read(void *opaque, hwaddr addr, unsigned size)
|
2008-03-13 02:19:15 +01:00
|
|
|
{
|
2011-07-18 23:34:22 +02:00
|
|
|
NvRamState *s = opaque;
|
2008-03-13 20:23:00 +01:00
|
|
|
uint32_t val;
|
|
|
|
|
2008-12-01 19:59:50 +01:00
|
|
|
val = s->contents[addr];
|
2011-07-18 23:34:21 +02:00
|
|
|
trace_nvram_read(addr, val);
|
2008-03-13 20:23:00 +01:00
|
|
|
return val;
|
|
|
|
}
|
2008-03-13 02:19:15 +01:00
|
|
|
|
2012-10-23 12:30:10 +02:00
|
|
|
static void nvram_write(void *opaque, hwaddr addr, uint64_t val,
|
2011-11-10 10:24:24 +01:00
|
|
|
unsigned size)
|
2008-03-13 02:19:15 +01:00
|
|
|
{
|
2011-07-18 23:34:22 +02:00
|
|
|
NvRamState *s = opaque;
|
2008-03-13 02:19:15 +01:00
|
|
|
|
2011-07-18 23:34:21 +02:00
|
|
|
val &= 0xff;
|
|
|
|
trace_nvram_write(addr, s->contents[addr], val);
|
2008-03-13 20:23:00 +01:00
|
|
|
|
2011-07-18 23:34:21 +02:00
|
|
|
s->contents[addr] = val;
|
2008-03-13 20:23:00 +01:00
|
|
|
if (s->file) {
|
2011-09-13 14:41:18 +02:00
|
|
|
fseek(s->file, addr, SEEK_SET);
|
|
|
|
fputc(val, s->file);
|
|
|
|
fflush(s->file);
|
2008-03-13 02:19:15 +01:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-11-10 10:24:24 +01:00
|
|
|
static const MemoryRegionOps nvram_ops = {
|
|
|
|
.read = nvram_read,
|
|
|
|
.write = nvram_write,
|
|
|
|
.impl = {
|
|
|
|
.min_access_size = 1,
|
|
|
|
.max_access_size = 1,
|
|
|
|
},
|
|
|
|
.endianness = DEVICE_LITTLE_ENDIAN,
|
2008-03-13 02:19:15 +01:00
|
|
|
};
|
|
|
|
|
2011-07-18 23:34:22 +02:00
|
|
|
static int nvram_post_load(void *opaque, int version_id)
|
2008-03-13 02:19:15 +01:00
|
|
|
{
|
2011-07-18 23:34:22 +02:00
|
|
|
NvRamState *s = opaque;
|
|
|
|
|
|
|
|
/* Close file, as filename may has changed in load/store process */
|
|
|
|
if (s->file) {
|
2011-09-13 14:41:18 +02:00
|
|
|
fclose(s->file);
|
2011-07-18 23:34:22 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Write back nvram contents */
|
2018-01-04 17:05:22 +01:00
|
|
|
s->file = s->filename ? fopen(s->filename, "wb") : NULL;
|
2011-07-18 23:34:22 +02:00
|
|
|
if (s->file) {
|
|
|
|
/* Write back contents, as 'wb' mode cleaned the file */
|
2011-09-13 14:41:18 +02:00
|
|
|
if (fwrite(s->contents, s->chip_size, 1, s->file) != 1) {
|
|
|
|
printf("nvram_post_load: short write\n");
|
|
|
|
}
|
|
|
|
fflush(s->file);
|
2011-07-18 23:34:22 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const VMStateDescription vmstate_nvram = {
|
|
|
|
.name = "nvram",
|
|
|
|
.version_id = 0,
|
|
|
|
.minimum_version_id = 0,
|
|
|
|
.post_load = nvram_post_load,
|
|
|
|
.fields = (VMStateField[]) {
|
|
|
|
VMSTATE_VARRAY_UINT32(contents, NvRamState, chip_size, 0,
|
|
|
|
vmstate_info_uint8, uint8_t),
|
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
2013-07-27 12:50:29 +02:00
|
|
|
#define TYPE_DS1225Y "ds1225y"
|
|
|
|
#define DS1225Y(obj) OBJECT_CHECK(SysBusNvRamState, (obj), TYPE_DS1225Y)
|
|
|
|
|
2011-07-18 23:34:22 +02:00
|
|
|
typedef struct {
|
2013-07-27 12:50:29 +02:00
|
|
|
SysBusDevice parent_obj;
|
|
|
|
|
2011-07-18 23:34:22 +02:00
|
|
|
NvRamState nvram;
|
|
|
|
} SysBusNvRamState;
|
|
|
|
|
2018-12-13 14:48:00 +01:00
|
|
|
static void nvram_sysbus_realize(DeviceState *dev, Error **errp)
|
2011-07-18 23:34:22 +02:00
|
|
|
{
|
2013-07-27 12:50:29 +02:00
|
|
|
SysBusNvRamState *sys = DS1225Y(dev);
|
|
|
|
NvRamState *s = &sys->nvram;
|
2011-09-13 14:41:18 +02:00
|
|
|
FILE *file;
|
2008-03-13 02:19:15 +01:00
|
|
|
|
2011-08-21 05:09:37 +02:00
|
|
|
s->contents = g_malloc0(s->chip_size);
|
2008-03-13 20:23:00 +01:00
|
|
|
|
2013-06-07 03:25:08 +02:00
|
|
|
memory_region_init_io(&s->iomem, OBJECT(s), &nvram_ops, s,
|
|
|
|
"nvram", s->chip_size);
|
2018-12-13 14:48:00 +01:00
|
|
|
sysbus_init_mmio(SYS_BUS_DEVICE(dev), &s->iomem);
|
2011-07-18 23:34:22 +02:00
|
|
|
|
2008-03-13 20:23:00 +01:00
|
|
|
/* Read current file */
|
2018-01-04 17:05:22 +01:00
|
|
|
file = s->filename ? fopen(s->filename, "rb") : NULL;
|
2008-03-13 20:23:00 +01:00
|
|
|
if (file) {
|
|
|
|
/* Read nvram contents */
|
2011-09-13 14:41:18 +02:00
|
|
|
if (fread(s->contents, s->chip_size, 1, file) != 1) {
|
2018-12-13 14:48:00 +01:00
|
|
|
error_report("nvram_sysbus_realize: short read");
|
2011-09-13 14:41:18 +02:00
|
|
|
}
|
|
|
|
fclose(file);
|
2008-03-13 20:23:00 +01:00
|
|
|
}
|
2011-07-18 23:34:22 +02:00
|
|
|
nvram_post_load(s, 0);
|
2008-03-13 02:19:15 +01:00
|
|
|
}
|
2011-07-18 23:34:22 +02:00
|
|
|
|
2012-01-24 20:12:29 +01:00
|
|
|
static Property nvram_sysbus_properties[] = {
|
|
|
|
DEFINE_PROP_UINT32("size", SysBusNvRamState, nvram.chip_size, 0x2000),
|
|
|
|
DEFINE_PROP_STRING("filename", SysBusNvRamState, nvram.filename),
|
|
|
|
DEFINE_PROP_END_OF_LIST(),
|
|
|
|
};
|
|
|
|
|
|
|
|
static void nvram_sysbus_class_init(ObjectClass *klass, void *data)
|
|
|
|
{
|
2011-12-08 04:34:16 +01:00
|
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
2012-01-24 20:12:29 +01:00
|
|
|
|
2018-12-13 14:48:00 +01:00
|
|
|
dc->realize = nvram_sysbus_realize;
|
2011-12-08 04:34:16 +01:00
|
|
|
dc->vmsd = &vmstate_nvram;
|
2020-01-10 16:30:32 +01:00
|
|
|
device_class_set_props(dc, nvram_sysbus_properties);
|
2012-01-24 20:12:29 +01:00
|
|
|
}
|
|
|
|
|
2013-01-10 16:19:07 +01:00
|
|
|
static const TypeInfo nvram_sysbus_info = {
|
2013-07-27 12:50:29 +02:00
|
|
|
.name = TYPE_DS1225Y,
|
2011-12-08 04:34:16 +01:00
|
|
|
.parent = TYPE_SYS_BUS_DEVICE,
|
|
|
|
.instance_size = sizeof(SysBusNvRamState),
|
|
|
|
.class_init = nvram_sysbus_class_init,
|
2011-07-18 23:34:22 +02:00
|
|
|
};
|
|
|
|
|
2012-02-09 15:20:55 +01:00
|
|
|
static void nvram_register_types(void)
|
2011-07-18 23:34:22 +02:00
|
|
|
{
|
2011-12-08 04:34:16 +01:00
|
|
|
type_register_static(&nvram_sysbus_info);
|
2011-07-18 23:34:22 +02:00
|
|
|
}
|
|
|
|
|
2012-02-09 15:20:55 +01:00
|
|
|
type_init(nvram_register_types)
|