2012-01-28 16:39:52 +01:00
|
|
|
/*
|
|
|
|
* QEMU CPU model
|
|
|
|
*
|
|
|
|
* Copyright (c) 2012 SUSE LINUX Products GmbH
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
* as published by the Free Software Foundation; either version 2
|
|
|
|
* of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, see
|
|
|
|
* <http://www.gnu.org/licenses/gpl-2.0.html>
|
|
|
|
*/
|
|
|
|
#ifndef QEMU_CPU_H
|
|
|
|
#define QEMU_CPU_H
|
|
|
|
|
2012-12-17 08:02:44 +01:00
|
|
|
#include <signal.h>
|
2012-12-05 17:49:13 +01:00
|
|
|
#include "hw/qdev-core.h"
|
2013-05-27 06:49:53 +02:00
|
|
|
#include "exec/hwaddr.h"
|
2013-06-24 23:50:24 +02:00
|
|
|
#include "qemu/queue.h"
|
2012-12-17 18:20:00 +01:00
|
|
|
#include "qemu/thread.h"
|
2013-05-27 05:17:50 +02:00
|
|
|
#include "qemu/tls.h"
|
2013-05-28 13:52:01 +02:00
|
|
|
#include "qemu/typedefs.h"
|
2012-01-28 16:39:52 +01:00
|
|
|
|
2013-04-19 16:45:06 +02:00
|
|
|
typedef int (*WriteCoreDumpFunction)(void *buf, size_t size, void *opaque);
|
|
|
|
|
2013-07-06 03:14:52 +02:00
|
|
|
/**
|
|
|
|
* vaddr:
|
|
|
|
* Type wide enough to contain any #target_ulong virtual address.
|
|
|
|
*/
|
|
|
|
typedef uint64_t vaddr;
|
|
|
|
#define VADDR_PRId PRId64
|
|
|
|
#define VADDR_PRIu PRIu64
|
|
|
|
#define VADDR_PRIo PRIo64
|
|
|
|
#define VADDR_PRIx PRIx64
|
|
|
|
#define VADDR_PRIX PRIX64
|
|
|
|
#define VADDR_MAX UINT64_MAX
|
|
|
|
|
2012-01-28 16:39:52 +01:00
|
|
|
/**
|
|
|
|
* SECTION:cpu
|
|
|
|
* @section_id: QEMU-cpu
|
|
|
|
* @title: CPU Class
|
|
|
|
* @short_description: Base class for all CPUs
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define TYPE_CPU "cpu"
|
|
|
|
|
|
|
|
#define CPU(obj) OBJECT_CHECK(CPUState, (obj), TYPE_CPU)
|
|
|
|
#define CPU_CLASS(class) OBJECT_CLASS_CHECK(CPUClass, (class), TYPE_CPU)
|
|
|
|
#define CPU_GET_CLASS(obj) OBJECT_GET_CLASS(CPUClass, (obj), TYPE_CPU)
|
|
|
|
|
|
|
|
typedef struct CPUState CPUState;
|
|
|
|
|
2013-05-27 06:49:53 +02:00
|
|
|
typedef void (*CPUUnassignedAccess)(CPUState *cpu, hwaddr addr,
|
|
|
|
bool is_write, bool is_exec, int opaque,
|
|
|
|
unsigned size);
|
|
|
|
|
2013-06-28 19:31:32 +02:00
|
|
|
struct TranslationBlock;
|
|
|
|
|
2012-01-28 16:39:52 +01:00
|
|
|
/**
|
|
|
|
* CPUClass:
|
2013-01-21 18:26:21 +01:00
|
|
|
* @class_by_name: Callback to map -cpu command line model name to an
|
|
|
|
* instantiatable CPU type.
|
2012-05-02 22:28:58 +02:00
|
|
|
* @reset: Callback to reset the #CPUState to its initial state.
|
2013-06-16 07:49:48 +02:00
|
|
|
* @reset_dump_flags: #CPUDumpFlags to use for reset logging.
|
2013-02-02 10:57:51 +01:00
|
|
|
* @do_interrupt: Callback for interrupt handling.
|
2013-05-27 06:49:53 +02:00
|
|
|
* @do_unassigned_access: Callback for unassigned access handling.
|
2013-06-27 19:09:09 +02:00
|
|
|
* @memory_rw_debug: Callback for GDB memory access.
|
2013-05-27 01:33:50 +02:00
|
|
|
* @dump_state: Callback for dumping state.
|
|
|
|
* @dump_statistics: Callback for dumping statistics.
|
2013-04-23 10:29:41 +02:00
|
|
|
* @get_arch_id: Callback for getting architecture-dependent CPU ID.
|
2013-05-28 13:28:38 +02:00
|
|
|
* @get_paging_enabled: Callback for inquiring whether paging is enabled.
|
2013-05-28 13:52:01 +02:00
|
|
|
* @get_memory_mapping: Callback for obtaining the memory mappings.
|
2013-06-21 19:09:18 +02:00
|
|
|
* @set_pc: Callback for setting the Program Counter register.
|
2013-06-28 19:31:32 +02:00
|
|
|
* @synchronize_from_tb: Callback for synchronizing state from a TCG
|
|
|
|
* #TranslationBlock.
|
2013-06-29 18:55:54 +02:00
|
|
|
* @get_phys_page_debug: Callback for obtaining a physical address.
|
2013-06-29 04:18:45 +02:00
|
|
|
* @gdb_read_register: Callback for letting GDB read a register.
|
|
|
|
* @gdb_write_register: Callback for letting GDB write a register.
|
2013-01-20 20:23:22 +01:00
|
|
|
* @vmsd: State description for migration.
|
2013-06-28 23:18:47 +02:00
|
|
|
* @gdb_num_core_regs: Number of core registers accessible to GDB.
|
2013-07-07 15:08:22 +02:00
|
|
|
* @gdb_core_xml_file: File name for core registers GDB XML description.
|
2012-01-28 16:39:52 +01:00
|
|
|
*
|
|
|
|
* Represents a CPU family or model.
|
|
|
|
*/
|
|
|
|
typedef struct CPUClass {
|
|
|
|
/*< private >*/
|
2012-12-05 17:49:13 +01:00
|
|
|
DeviceClass parent_class;
|
2012-01-28 16:39:52 +01:00
|
|
|
/*< public >*/
|
|
|
|
|
2013-01-21 18:26:21 +01:00
|
|
|
ObjectClass *(*class_by_name)(const char *cpu_model);
|
|
|
|
|
2012-01-28 16:39:52 +01:00
|
|
|
void (*reset)(CPUState *cpu);
|
2013-06-16 07:49:48 +02:00
|
|
|
int reset_dump_flags;
|
2013-02-02 10:57:51 +01:00
|
|
|
void (*do_interrupt)(CPUState *cpu);
|
2013-05-27 06:49:53 +02:00
|
|
|
CPUUnassignedAccess do_unassigned_access;
|
2013-06-27 19:09:09 +02:00
|
|
|
int (*memory_rw_debug)(CPUState *cpu, vaddr addr,
|
|
|
|
uint8_t *buf, int len, bool is_write);
|
2013-05-27 01:33:50 +02:00
|
|
|
void (*dump_state)(CPUState *cpu, FILE *f, fprintf_function cpu_fprintf,
|
|
|
|
int flags);
|
|
|
|
void (*dump_statistics)(CPUState *cpu, FILE *f,
|
|
|
|
fprintf_function cpu_fprintf, int flags);
|
2013-04-23 10:29:41 +02:00
|
|
|
int64_t (*get_arch_id)(CPUState *cpu);
|
2013-05-28 13:28:38 +02:00
|
|
|
bool (*get_paging_enabled)(const CPUState *cpu);
|
2013-05-28 13:52:01 +02:00
|
|
|
void (*get_memory_mapping)(CPUState *cpu, MemoryMappingList *list,
|
|
|
|
Error **errp);
|
2013-06-21 19:09:18 +02:00
|
|
|
void (*set_pc)(CPUState *cpu, vaddr value);
|
2013-06-28 19:31:32 +02:00
|
|
|
void (*synchronize_from_tb)(CPUState *cpu, struct TranslationBlock *tb);
|
2013-06-29 18:55:54 +02:00
|
|
|
hwaddr (*get_phys_page_debug)(CPUState *cpu, vaddr addr);
|
2013-06-29 04:18:45 +02:00
|
|
|
int (*gdb_read_register)(CPUState *cpu, uint8_t *buf, int reg);
|
|
|
|
int (*gdb_write_register)(CPUState *cpu, uint8_t *buf, int reg);
|
2013-01-20 20:23:22 +01:00
|
|
|
|
2013-04-19 16:45:06 +02:00
|
|
|
int (*write_elf64_note)(WriteCoreDumpFunction f, CPUState *cpu,
|
|
|
|
int cpuid, void *opaque);
|
|
|
|
int (*write_elf64_qemunote)(WriteCoreDumpFunction f, CPUState *cpu,
|
|
|
|
void *opaque);
|
|
|
|
int (*write_elf32_note)(WriteCoreDumpFunction f, CPUState *cpu,
|
|
|
|
int cpuid, void *opaque);
|
|
|
|
int (*write_elf32_qemunote)(WriteCoreDumpFunction f, CPUState *cpu,
|
|
|
|
void *opaque);
|
2013-06-28 23:18:47 +02:00
|
|
|
|
|
|
|
const struct VMStateDescription *vmsd;
|
|
|
|
int gdb_num_core_regs;
|
2013-07-07 15:08:22 +02:00
|
|
|
const char *gdb_core_xml_file;
|
2012-01-28 16:39:52 +01:00
|
|
|
} CPUClass;
|
|
|
|
|
2012-12-01 05:35:08 +01:00
|
|
|
struct KVMState;
|
2012-12-01 06:18:14 +01:00
|
|
|
struct kvm_run;
|
2012-12-01 05:35:08 +01:00
|
|
|
|
2012-01-28 16:39:52 +01:00
|
|
|
/**
|
|
|
|
* CPUState:
|
2012-12-17 06:18:02 +01:00
|
|
|
* @cpu_index: CPU index (informative).
|
2012-12-17 03:27:07 +01:00
|
|
|
* @nr_cores: Number of cores within this CPU package.
|
|
|
|
* @nr_threads: Number of threads within this CPU.
|
2012-12-17 04:22:03 +01:00
|
|
|
* @numa_node: NUMA node this CPU is belonging to.
|
2012-12-17 07:12:13 +01:00
|
|
|
* @host_tid: Host thread ID.
|
2012-12-17 07:34:52 +01:00
|
|
|
* @running: #true if CPU is currently running (usermode).
|
2012-05-02 22:49:36 +02:00
|
|
|
* @created: Indicates whether the CPU thread has been successfully created.
|
2013-01-17 18:51:17 +01:00
|
|
|
* @interrupt_request: Indicates a pending interrupt request.
|
|
|
|
* @halted: Nonzero if the CPU is in suspended state.
|
2012-05-02 23:10:09 +02:00
|
|
|
* @stop: Indicates a pending stop request.
|
2012-05-02 23:26:21 +02:00
|
|
|
* @stopped: Indicates the CPU has been artificially stopped.
|
2013-02-22 19:10:03 +01:00
|
|
|
* @tcg_exit_req: Set to force TCG to stop executing linked TBs for this
|
|
|
|
* CPU and return to its top level loop.
|
2013-06-21 20:20:45 +02:00
|
|
|
* @singlestep_enabled: Flags for single-stepping.
|
2013-01-17 12:13:41 +01:00
|
|
|
* @env_ptr: Pointer to subclass-specific CPUArchState field.
|
2013-01-16 19:29:31 +01:00
|
|
|
* @current_tb: Currently executing TB.
|
2013-06-28 21:11:37 +02:00
|
|
|
* @gdb_regs: Additional GDB registers.
|
2013-06-28 23:18:47 +02:00
|
|
|
* @gdb_num_regs: Number of total registers accessible to GDB.
|
2013-08-12 18:09:47 +02:00
|
|
|
* @gdb_num_g_regs: Number of registers in GDB 'g' packets.
|
2013-05-29 22:29:20 +02:00
|
|
|
* @next_cpu: Next CPU sharing TB cache.
|
2012-10-31 05:29:00 +01:00
|
|
|
* @kvm_fd: vCPU file descriptor for KVM.
|
2012-01-28 16:39:52 +01:00
|
|
|
*
|
|
|
|
* State of one CPU core or thread.
|
|
|
|
*/
|
|
|
|
struct CPUState {
|
|
|
|
/*< private >*/
|
2012-12-05 17:49:13 +01:00
|
|
|
DeviceState parent_obj;
|
2012-01-28 16:39:52 +01:00
|
|
|
/*< public >*/
|
|
|
|
|
2012-12-17 03:27:07 +01:00
|
|
|
int nr_cores;
|
|
|
|
int nr_threads;
|
2012-12-17 04:22:03 +01:00
|
|
|
int numa_node;
|
2012-12-17 03:27:07 +01:00
|
|
|
|
2012-05-02 17:00:37 +02:00
|
|
|
struct QemuThread *thread;
|
2012-05-02 15:24:40 +02:00
|
|
|
#ifdef _WIN32
|
|
|
|
HANDLE hThread;
|
|
|
|
#endif
|
2012-05-03 06:59:07 +02:00
|
|
|
int thread_id;
|
2012-12-17 07:12:13 +01:00
|
|
|
uint32_t host_tid;
|
2012-12-17 07:34:52 +01:00
|
|
|
bool running;
|
2012-05-03 01:22:49 +02:00
|
|
|
struct QemuCond *halt_cond;
|
2012-05-03 02:11:45 +02:00
|
|
|
struct qemu_work_item *queued_work_first, *queued_work_last;
|
2012-05-02 17:49:49 +02:00
|
|
|
bool thread_kicked;
|
2012-05-02 22:49:36 +02:00
|
|
|
bool created;
|
2012-05-02 23:10:09 +02:00
|
|
|
bool stop;
|
2012-05-02 23:26:21 +02:00
|
|
|
bool stopped;
|
2012-12-17 08:02:44 +01:00
|
|
|
volatile sig_atomic_t exit_request;
|
2013-02-22 19:10:03 +01:00
|
|
|
volatile sig_atomic_t tcg_exit_req;
|
2013-01-17 18:51:17 +01:00
|
|
|
uint32_t interrupt_request;
|
2013-06-21 20:20:45 +02:00
|
|
|
int singlestep_enabled;
|
2012-05-02 15:24:40 +02:00
|
|
|
|
2013-01-17 12:13:41 +01:00
|
|
|
void *env_ptr; /* CPUArchState */
|
2013-01-16 19:29:31 +01:00
|
|
|
struct TranslationBlock *current_tb;
|
2013-06-28 21:11:37 +02:00
|
|
|
struct GDBRegisterState *gdb_regs;
|
2013-06-28 23:18:47 +02:00
|
|
|
int gdb_num_regs;
|
2013-08-12 18:09:47 +02:00
|
|
|
int gdb_num_g_regs;
|
2013-06-24 23:50:24 +02:00
|
|
|
QTAILQ_ENTRY(CPUState) node;
|
2013-01-16 19:29:31 +01:00
|
|
|
|
2012-10-31 05:29:00 +01:00
|
|
|
int kvm_fd;
|
2012-10-31 06:57:49 +01:00
|
|
|
bool kvm_vcpu_dirty;
|
2012-12-01 05:35:08 +01:00
|
|
|
struct KVMState *kvm_state;
|
2012-12-01 06:18:14 +01:00
|
|
|
struct kvm_run *kvm_run;
|
2012-10-31 05:29:00 +01:00
|
|
|
|
2012-05-02 22:28:58 +02:00
|
|
|
/* TODO Move common fields from CPUArchState here. */
|
2012-12-17 06:18:02 +01:00
|
|
|
int cpu_index; /* used by alpha TCG */
|
2013-01-17 18:51:17 +01:00
|
|
|
uint32_t halted; /* used by alpha, cris, ppc TCG */
|
2012-01-28 16:39:52 +01:00
|
|
|
};
|
|
|
|
|
2013-06-24 23:50:24 +02:00
|
|
|
QTAILQ_HEAD(CPUTailQ, CPUState);
|
|
|
|
extern struct CPUTailQ cpus;
|
|
|
|
#define CPU_NEXT(cpu) QTAILQ_NEXT(cpu, node)
|
|
|
|
#define CPU_FOREACH(cpu) QTAILQ_FOREACH(cpu, &cpus, node)
|
|
|
|
#define CPU_FOREACH_SAFE(cpu, next_cpu) \
|
|
|
|
QTAILQ_FOREACH_SAFE(cpu, &cpus, node, next_cpu)
|
|
|
|
#define first_cpu QTAILQ_FIRST(&cpus)
|
2013-05-29 22:29:20 +02:00
|
|
|
|
2013-05-27 05:17:50 +02:00
|
|
|
DECLARE_TLS(CPUState *, current_cpu);
|
|
|
|
#define current_cpu tls_var(current_cpu)
|
|
|
|
|
2013-05-28 13:28:38 +02:00
|
|
|
/**
|
|
|
|
* cpu_paging_enabled:
|
|
|
|
* @cpu: The CPU whose state is to be inspected.
|
|
|
|
*
|
|
|
|
* Returns: %true if paging is enabled, %false otherwise.
|
|
|
|
*/
|
|
|
|
bool cpu_paging_enabled(const CPUState *cpu);
|
|
|
|
|
2013-05-28 13:52:01 +02:00
|
|
|
/**
|
|
|
|
* cpu_get_memory_mapping:
|
|
|
|
* @cpu: The CPU whose memory mappings are to be obtained.
|
|
|
|
* @list: Where to write the memory mappings to.
|
|
|
|
* @errp: Pointer for reporting an #Error.
|
|
|
|
*/
|
|
|
|
void cpu_get_memory_mapping(CPUState *cpu, MemoryMappingList *list,
|
|
|
|
Error **errp);
|
|
|
|
|
2013-04-19 16:45:06 +02:00
|
|
|
/**
|
|
|
|
* cpu_write_elf64_note:
|
|
|
|
* @f: pointer to a function that writes memory to a file
|
|
|
|
* @cpu: The CPU whose memory is to be dumped
|
|
|
|
* @cpuid: ID number of the CPU
|
|
|
|
* @opaque: pointer to the CPUState struct
|
|
|
|
*/
|
|
|
|
int cpu_write_elf64_note(WriteCoreDumpFunction f, CPUState *cpu,
|
|
|
|
int cpuid, void *opaque);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* cpu_write_elf64_qemunote:
|
|
|
|
* @f: pointer to a function that writes memory to a file
|
|
|
|
* @cpu: The CPU whose memory is to be dumped
|
|
|
|
* @cpuid: ID number of the CPU
|
|
|
|
* @opaque: pointer to the CPUState struct
|
|
|
|
*/
|
|
|
|
int cpu_write_elf64_qemunote(WriteCoreDumpFunction f, CPUState *cpu,
|
|
|
|
void *opaque);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* cpu_write_elf32_note:
|
|
|
|
* @f: pointer to a function that writes memory to a file
|
|
|
|
* @cpu: The CPU whose memory is to be dumped
|
|
|
|
* @cpuid: ID number of the CPU
|
|
|
|
* @opaque: pointer to the CPUState struct
|
|
|
|
*/
|
|
|
|
int cpu_write_elf32_note(WriteCoreDumpFunction f, CPUState *cpu,
|
|
|
|
int cpuid, void *opaque);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* cpu_write_elf32_qemunote:
|
|
|
|
* @f: pointer to a function that writes memory to a file
|
|
|
|
* @cpu: The CPU whose memory is to be dumped
|
|
|
|
* @cpuid: ID number of the CPU
|
|
|
|
* @opaque: pointer to the CPUState struct
|
|
|
|
*/
|
|
|
|
int cpu_write_elf32_qemunote(WriteCoreDumpFunction f, CPUState *cpu,
|
|
|
|
void *opaque);
|
2012-01-28 16:39:52 +01:00
|
|
|
|
2013-05-27 01:33:50 +02:00
|
|
|
/**
|
|
|
|
* CPUDumpFlags:
|
|
|
|
* @CPU_DUMP_CODE:
|
|
|
|
* @CPU_DUMP_FPU: dump FPU register state, not just integer
|
|
|
|
* @CPU_DUMP_CCOP: dump info about TCG QEMU's condition code optimization state
|
|
|
|
*/
|
|
|
|
enum CPUDumpFlags {
|
|
|
|
CPU_DUMP_CODE = 0x00010000,
|
|
|
|
CPU_DUMP_FPU = 0x00020000,
|
|
|
|
CPU_DUMP_CCOP = 0x00040000,
|
|
|
|
};
|
|
|
|
|
|
|
|
/**
|
|
|
|
* cpu_dump_state:
|
|
|
|
* @cpu: The CPU whose state is to be dumped.
|
|
|
|
* @f: File to dump to.
|
|
|
|
* @cpu_fprintf: Function to dump with.
|
|
|
|
* @flags: Flags what to dump.
|
|
|
|
*
|
|
|
|
* Dumps CPU state.
|
|
|
|
*/
|
|
|
|
void cpu_dump_state(CPUState *cpu, FILE *f, fprintf_function cpu_fprintf,
|
|
|
|
int flags);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* cpu_dump_statistics:
|
|
|
|
* @cpu: The CPU whose state is to be dumped.
|
|
|
|
* @f: File to dump to.
|
|
|
|
* @cpu_fprintf: Function to dump with.
|
|
|
|
* @flags: Flags what to dump.
|
|
|
|
*
|
|
|
|
* Dumps CPU statistics.
|
|
|
|
*/
|
|
|
|
void cpu_dump_statistics(CPUState *cpu, FILE *f, fprintf_function cpu_fprintf,
|
|
|
|
int flags);
|
|
|
|
|
2013-06-29 18:55:54 +02:00
|
|
|
#ifndef CONFIG_USER_ONLY
|
|
|
|
/**
|
|
|
|
* cpu_get_phys_page_debug:
|
|
|
|
* @cpu: The CPU to obtain the physical page address for.
|
|
|
|
* @addr: The virtual address.
|
|
|
|
*
|
|
|
|
* Obtains the physical page corresponding to a virtual one.
|
|
|
|
* Use it only for debugging because no protection checks are done.
|
|
|
|
*
|
|
|
|
* Returns: Corresponding physical page address or -1 if no page found.
|
|
|
|
*/
|
|
|
|
static inline hwaddr cpu_get_phys_page_debug(CPUState *cpu, vaddr addr)
|
|
|
|
{
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
|
|
|
|
|
|
return cc->get_phys_page_debug(cpu, addr);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2012-01-28 16:39:52 +01:00
|
|
|
/**
|
|
|
|
* cpu_reset:
|
|
|
|
* @cpu: The CPU whose state is to be reset.
|
|
|
|
*/
|
|
|
|
void cpu_reset(CPUState *cpu);
|
|
|
|
|
2013-01-21 18:26:21 +01:00
|
|
|
/**
|
|
|
|
* cpu_class_by_name:
|
|
|
|
* @typename: The CPU base type.
|
|
|
|
* @cpu_model: The model string without any parameters.
|
|
|
|
*
|
|
|
|
* Looks up a CPU #ObjectClass matching name @cpu_model.
|
|
|
|
*
|
|
|
|
* Returns: A #CPUClass or %NULL if not matching class is found.
|
|
|
|
*/
|
|
|
|
ObjectClass *cpu_class_by_name(const char *typename, const char *cpu_model);
|
|
|
|
|
2012-05-03 06:43:49 +02:00
|
|
|
/**
|
|
|
|
* qemu_cpu_has_work:
|
|
|
|
* @cpu: The vCPU to check.
|
|
|
|
*
|
|
|
|
* Checks whether the CPU has work to do.
|
|
|
|
*
|
|
|
|
* Returns: %true if the CPU has work, %false otherwise.
|
|
|
|
*/
|
|
|
|
bool qemu_cpu_has_work(CPUState *cpu);
|
|
|
|
|
2012-05-02 22:23:49 +02:00
|
|
|
/**
|
|
|
|
* qemu_cpu_is_self:
|
|
|
|
* @cpu: The vCPU to check against.
|
|
|
|
*
|
|
|
|
* Checks whether the caller is executing on the vCPU thread.
|
|
|
|
*
|
|
|
|
* Returns: %true if called from @cpu's thread, %false otherwise.
|
|
|
|
*/
|
|
|
|
bool qemu_cpu_is_self(CPUState *cpu);
|
|
|
|
|
2012-05-03 04:34:15 +02:00
|
|
|
/**
|
|
|
|
* qemu_cpu_kick:
|
|
|
|
* @cpu: The vCPU to kick.
|
|
|
|
*
|
|
|
|
* Kicks @cpu's thread.
|
|
|
|
*/
|
|
|
|
void qemu_cpu_kick(CPUState *cpu);
|
|
|
|
|
2012-05-02 23:38:39 +02:00
|
|
|
/**
|
|
|
|
* cpu_is_stopped:
|
|
|
|
* @cpu: The CPU to check.
|
|
|
|
*
|
|
|
|
* Checks whether the CPU is stopped.
|
|
|
|
*
|
|
|
|
* Returns: %true if run state is not running or if artificially stopped;
|
|
|
|
* %false otherwise.
|
|
|
|
*/
|
|
|
|
bool cpu_is_stopped(CPUState *cpu);
|
|
|
|
|
2012-05-03 14:58:47 +02:00
|
|
|
/**
|
|
|
|
* run_on_cpu:
|
|
|
|
* @cpu: The vCPU to run on.
|
|
|
|
* @func: The function to be executed.
|
|
|
|
* @data: Data to pass to the function.
|
|
|
|
*
|
|
|
|
* Schedules the function @func for execution on the vCPU @cpu.
|
|
|
|
*/
|
|
|
|
void run_on_cpu(CPUState *cpu, void (*func)(void *data), void *data);
|
|
|
|
|
2013-06-24 11:49:41 +02:00
|
|
|
/**
|
|
|
|
* async_run_on_cpu:
|
|
|
|
* @cpu: The vCPU to run on.
|
|
|
|
* @func: The function to be executed.
|
|
|
|
* @data: Data to pass to the function.
|
|
|
|
*
|
|
|
|
* Schedules the function @func for execution on the vCPU @cpu asynchronously.
|
|
|
|
*/
|
|
|
|
void async_run_on_cpu(CPUState *cpu, void (*func)(void *data), void *data);
|
|
|
|
|
2012-12-17 19:47:15 +01:00
|
|
|
/**
|
|
|
|
* qemu_get_cpu:
|
|
|
|
* @index: The CPUState@cpu_index value of the CPU to obtain.
|
|
|
|
*
|
|
|
|
* Gets a CPU matching @index.
|
|
|
|
*
|
|
|
|
* Returns: The CPU or %NULL if there is no matching CPU.
|
|
|
|
*/
|
|
|
|
CPUState *qemu_get_cpu(int index);
|
|
|
|
|
2013-04-25 16:05:24 +02:00
|
|
|
/**
|
|
|
|
* cpu_exists:
|
|
|
|
* @id: Guest-exposed CPU ID to lookup.
|
|
|
|
*
|
|
|
|
* Search for CPU with specified ID.
|
|
|
|
*
|
|
|
|
* Returns: %true - CPU is found, %false - CPU isn't found.
|
|
|
|
*/
|
|
|
|
bool cpu_exists(int64_t id);
|
|
|
|
|
2013-01-18 15:03:43 +01:00
|
|
|
#ifndef CONFIG_USER_ONLY
|
|
|
|
|
|
|
|
typedef void (*CPUInterruptHandler)(CPUState *, int);
|
|
|
|
|
|
|
|
extern CPUInterruptHandler cpu_interrupt_handler;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* cpu_interrupt:
|
|
|
|
* @cpu: The CPU to set an interrupt on.
|
|
|
|
* @mask: The interupts to set.
|
|
|
|
*
|
|
|
|
* Invokes the interrupt handler.
|
|
|
|
*/
|
|
|
|
static inline void cpu_interrupt(CPUState *cpu, int mask)
|
|
|
|
{
|
|
|
|
cpu_interrupt_handler(cpu, mask);
|
|
|
|
}
|
|
|
|
|
|
|
|
#else /* USER_ONLY */
|
|
|
|
|
|
|
|
void cpu_interrupt(CPUState *cpu, int mask);
|
|
|
|
|
|
|
|
#endif /* USER_ONLY */
|
|
|
|
|
2013-05-27 06:49:53 +02:00
|
|
|
#ifndef CONFIG_USER_ONLY
|
|
|
|
|
|
|
|
static inline void cpu_unassigned_access(CPUState *cpu, hwaddr addr,
|
|
|
|
bool is_write, bool is_exec,
|
|
|
|
int opaque, unsigned size)
|
|
|
|
{
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
|
|
|
|
|
|
if (cc->do_unassigned_access) {
|
|
|
|
cc->do_unassigned_access(cpu, addr, is_write, is_exec, opaque, size);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
2013-01-17 22:30:20 +01:00
|
|
|
/**
|
|
|
|
* cpu_reset_interrupt:
|
|
|
|
* @cpu: The CPU to clear the interrupt on.
|
|
|
|
* @mask: The interrupt mask to clear.
|
|
|
|
*
|
|
|
|
* Resets interrupts on the vCPU @cpu.
|
|
|
|
*/
|
|
|
|
void cpu_reset_interrupt(CPUState *cpu, int mask);
|
|
|
|
|
2013-05-17 18:26:54 +02:00
|
|
|
/**
|
|
|
|
* cpu_exit:
|
|
|
|
* @cpu: The CPU to exit.
|
|
|
|
*
|
|
|
|
* Requests the CPU @cpu to exit execution.
|
|
|
|
*/
|
|
|
|
void cpu_exit(CPUState *cpu);
|
|
|
|
|
2013-04-23 10:29:37 +02:00
|
|
|
/**
|
|
|
|
* cpu_resume:
|
|
|
|
* @cpu: The CPU to resume.
|
|
|
|
*
|
|
|
|
* Resumes CPU, i.e. puts CPU into runnable state.
|
|
|
|
*/
|
|
|
|
void cpu_resume(CPUState *cpu);
|
2012-01-28 16:39:52 +01:00
|
|
|
|
2013-05-27 03:23:24 +02:00
|
|
|
/**
|
|
|
|
* qemu_init_vcpu:
|
|
|
|
* @cpu: The vCPU to initialize.
|
|
|
|
*
|
|
|
|
* Initializes a vCPU.
|
|
|
|
*/
|
|
|
|
void qemu_init_vcpu(CPUState *cpu);
|
|
|
|
|
2013-06-24 18:41:06 +02:00
|
|
|
#define SSTEP_ENABLE 0x1 /* Enable simulated HW single stepping */
|
|
|
|
#define SSTEP_NOIRQ 0x2 /* Do not use IRQ while single stepping */
|
|
|
|
#define SSTEP_NOTIMER 0x4 /* Do not Timers while single stepping */
|
|
|
|
|
|
|
|
/**
|
|
|
|
* cpu_single_step:
|
|
|
|
* @cpu: CPU to the flags for.
|
|
|
|
* @enabled: Flags to enable.
|
|
|
|
*
|
|
|
|
* Enables or disables single-stepping for @cpu.
|
|
|
|
*/
|
|
|
|
void cpu_single_step(CPUState *cpu, int enabled);
|
|
|
|
|
2013-06-17 04:09:11 +02:00
|
|
|
#ifdef CONFIG_SOFTMMU
|
|
|
|
extern const struct VMStateDescription vmstate_cpu_common;
|
|
|
|
#else
|
|
|
|
#define vmstate_cpu_common vmstate_dummy
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#define VMSTATE_CPU() { \
|
|
|
|
.name = "parent_obj", \
|
|
|
|
.size = sizeof(CPUState), \
|
|
|
|
.vmsd = &vmstate_cpu_common, \
|
|
|
|
.flags = VMS_STRUCT, \
|
|
|
|
.offset = 0, \
|
|
|
|
}
|
|
|
|
|
2012-01-28 16:39:52 +01:00
|
|
|
#endif
|