2021-04-18 15:09:50 +02:00
|
|
|
/*
|
|
|
|
* MIPS internal definitions and helpers (TCG accelerator)
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
*
|
|
|
|
* This work is licensed under the terms of the GNU GPL, version 2 or later.
|
|
|
|
* See the COPYING file in the top-level directory.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef MIPS_TCG_INTERNAL_H
|
|
|
|
#define MIPS_TCG_INTERNAL_H
|
|
|
|
|
|
|
|
#include "hw/core/cpu.h"
|
2021-04-19 00:43:02 +02:00
|
|
|
#include "cpu.h"
|
2021-04-18 15:09:50 +02:00
|
|
|
|
|
|
|
void mips_cpu_do_interrupt(CPUState *cpu);
|
|
|
|
bool mips_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
|
|
|
|
MMUAccessType access_type, int mmu_idx,
|
|
|
|
bool probe, uintptr_t retaddr);
|
|
|
|
|
2021-04-19 00:43:02 +02:00
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
|
|
|
2021-04-18 16:25:49 +02:00
|
|
|
void mmu_init(CPUMIPSState *env, const mips_def_t *def);
|
|
|
|
|
2021-04-19 00:43:02 +02:00
|
|
|
void update_pagemask(CPUMIPSState *env, target_ulong arg1, int32_t *pagemask);
|
|
|
|
|
|
|
|
uint32_t cpu_mips_get_random(CPUMIPSState *env);
|
|
|
|
|
|
|
|
#endif /* !CONFIG_USER_ONLY */
|
|
|
|
|
2021-04-18 15:09:50 +02:00
|
|
|
#endif
|