2011-10-16 14:38:45 +02:00
|
|
|
/*
|
|
|
|
* QEMU 8259 - internal interfaces
|
|
|
|
*
|
|
|
|
* Copyright (c) 2011 Jan Kiszka, Siemens AG
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef QEMU_I8259_INTERNAL_H
|
|
|
|
#define QEMU_I8259_INTERNAL_H
|
|
|
|
|
2013-02-05 17:06:20 +01:00
|
|
|
#include "hw/isa/isa.h"
|
2017-12-10 07:38:17 +01:00
|
|
|
#include "hw/intc/intc.h"
|
2019-12-12 17:15:43 +01:00
|
|
|
#include "hw/intc/i8259.h"
|
2020-09-03 22:43:22 +02:00
|
|
|
#include "qom/object.h"
|
2011-10-16 14:38:45 +02:00
|
|
|
|
|
|
|
|
2011-12-04 18:52:49 +01:00
|
|
|
#define TYPE_PIC_COMMON "pic-common"
|
2020-09-16 20:25:18 +02:00
|
|
|
OBJECT_DECLARE_TYPE(PICCommonState, PICCommonClass, PIC_COMMON)
|
2011-12-04 18:52:49 +01:00
|
|
|
|
2020-09-03 22:43:22 +02:00
|
|
|
struct PICCommonClass {
|
2011-12-04 18:52:49 +01:00
|
|
|
ISADeviceClass parent_class;
|
2012-11-25 22:54:47 +01:00
|
|
|
|
2011-12-04 18:52:49 +01:00
|
|
|
void (*pre_save)(PICCommonState *s);
|
|
|
|
void (*post_load)(PICCommonState *s);
|
2020-09-03 22:43:22 +02:00
|
|
|
};
|
2011-12-04 18:52:49 +01:00
|
|
|
|
2011-10-16 14:38:45 +02:00
|
|
|
struct PICCommonState {
|
2013-04-27 22:18:40 +02:00
|
|
|
ISADevice parent_obj;
|
|
|
|
|
2011-10-16 14:38:45 +02:00
|
|
|
uint8_t last_irr; /* edge detection */
|
|
|
|
uint8_t irr; /* interrupt request register */
|
|
|
|
uint8_t imr; /* interrupt mask register */
|
|
|
|
uint8_t isr; /* interrupt service register */
|
|
|
|
uint8_t priority_add; /* highest irq priority */
|
|
|
|
uint8_t irq_base;
|
|
|
|
uint8_t read_reg_select;
|
|
|
|
uint8_t poll;
|
|
|
|
uint8_t special_mask;
|
|
|
|
uint8_t init_state;
|
|
|
|
uint8_t auto_eoi;
|
|
|
|
uint8_t rotate_on_auto_eoi;
|
|
|
|
uint8_t special_fully_nested_mode;
|
|
|
|
uint8_t init4; /* true if 4 byte init */
|
|
|
|
uint8_t single_mode; /* true if slave pic is not initialized */
|
|
|
|
uint8_t elcr; /* PIIX edge/trigger selection*/
|
|
|
|
uint8_t elcr_mask;
|
|
|
|
qemu_irq int_out[1];
|
|
|
|
uint32_t master; /* reflects /SP input pin */
|
|
|
|
uint32_t iobase;
|
|
|
|
uint32_t elcr_addr;
|
|
|
|
MemoryRegion base_io;
|
|
|
|
MemoryRegion elcr_io;
|
|
|
|
};
|
|
|
|
|
|
|
|
void pic_reset_common(PICCommonState *s);
|
|
|
|
ISADevice *i8259_init_chip(const char *name, ISABus *bus, bool master);
|
2017-12-10 07:38:17 +01:00
|
|
|
void pic_stat_update_irq(int irq, int level);
|
|
|
|
bool pic_get_statistics(InterruptStatsProvider *obj,
|
|
|
|
uint64_t **irq_counts, unsigned int *nb_irqs);
|
|
|
|
void pic_print_info(InterruptStatsProvider *obj, Monitor *mon);
|
2011-10-16 14:38:45 +02:00
|
|
|
|
2016-06-29 15:29:06 +02:00
|
|
|
#endif /* QEMU_I8259_INTERNAL_H */
|