2018-04-11 20:56:33 +02:00
|
|
|
/*
|
|
|
|
* qemu user cpu loop
|
|
|
|
*
|
|
|
|
* Copyright (c) 2003-2008 Fabrice Bellard
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
* (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "qemu/osdep.h"
|
|
|
|
#include "qemu.h"
|
2021-09-08 17:44:03 +02:00
|
|
|
#include "user-internals.h"
|
2018-04-11 20:56:33 +02:00
|
|
|
#include "cpu_loop-common.h"
|
2021-09-08 17:43:59 +02:00
|
|
|
#include "signal-common.h"
|
2018-04-11 20:56:33 +02:00
|
|
|
|
2018-04-11 20:56:44 +02:00
|
|
|
void cpu_loop(CPUMBState *env)
|
|
|
|
{
|
2023-02-14 15:08:28 +01:00
|
|
|
int trapnr, ret, si_code, sig;
|
2019-03-23 02:27:36 +01:00
|
|
|
CPUState *cs = env_cpu(env);
|
2022-01-07 22:32:31 +01:00
|
|
|
|
2018-04-11 20:56:44 +02:00
|
|
|
while (1) {
|
|
|
|
cpu_exec_start(cs);
|
|
|
|
trapnr = cpu_exec(cs);
|
|
|
|
cpu_exec_end(cs);
|
|
|
|
process_queued_cpu_work(cs);
|
|
|
|
|
|
|
|
switch (trapnr) {
|
|
|
|
case EXCP_INTERRUPT:
|
2022-01-07 22:32:31 +01:00
|
|
|
/* just indicate that signals should be handled asap */
|
|
|
|
break;
|
2020-08-23 18:17:22 +02:00
|
|
|
case EXCP_SYSCALL:
|
2018-04-11 20:56:44 +02:00
|
|
|
/* Return address is 4 bytes after the call. */
|
|
|
|
env->regs[14] += 4;
|
2020-08-20 06:33:32 +02:00
|
|
|
env->pc = env->regs[14];
|
2018-04-11 20:56:44 +02:00
|
|
|
ret = do_syscall(env,
|
|
|
|
env->regs[12],
|
|
|
|
env->regs[5],
|
|
|
|
env->regs[6],
|
|
|
|
env->regs[7],
|
|
|
|
env->regs[8],
|
|
|
|
env->regs[9],
|
|
|
|
env->regs[10],
|
|
|
|
0, 0);
|
2021-11-22 19:47:33 +01:00
|
|
|
if (ret == -QEMU_ERESTARTSYS) {
|
2018-04-11 20:56:44 +02:00
|
|
|
/* Wind back to before the syscall. */
|
2020-08-20 06:33:32 +02:00
|
|
|
env->pc -= 4;
|
2021-11-17 14:14:52 +01:00
|
|
|
} else if (ret != -QEMU_ESIGRETURN) {
|
2018-04-11 20:56:44 +02:00
|
|
|
env->regs[3] = ret;
|
|
|
|
}
|
|
|
|
/* All syscall exits result in guest r14 being equal to the
|
|
|
|
* PC we return to, because the kernel syscall exit "rtbd" does
|
|
|
|
* this. (This is true even for sigreturn(); note that r14 is
|
|
|
|
* not a userspace-usable register, as the kernel may clobber it
|
|
|
|
* at any point.)
|
|
|
|
*/
|
2020-08-20 06:33:32 +02:00
|
|
|
env->regs[14] = env->pc;
|
2018-04-11 20:56:44 +02:00
|
|
|
break;
|
2022-01-07 22:32:31 +01:00
|
|
|
|
2018-04-11 20:56:44 +02:00
|
|
|
case EXCP_HW_EXCP:
|
2020-08-20 06:33:32 +02:00
|
|
|
env->regs[17] = env->pc + 4;
|
2018-04-11 20:56:44 +02:00
|
|
|
if (env->iflags & D_FLAG) {
|
2020-08-20 06:50:35 +02:00
|
|
|
env->esr |= 1 << 12;
|
2020-08-20 06:33:32 +02:00
|
|
|
env->pc -= 4;
|
2018-04-11 20:56:44 +02:00
|
|
|
/* FIXME: if branch was immed, replay the imm as well. */
|
|
|
|
}
|
|
|
|
env->iflags &= ~(IMM_FLAG | D_FLAG);
|
2020-08-20 06:50:35 +02:00
|
|
|
switch (env->esr & 31) {
|
2022-01-07 22:32:31 +01:00
|
|
|
case ESR_EC_DIVZERO:
|
2023-02-14 15:08:28 +01:00
|
|
|
sig = TARGET_SIGFPE;
|
2022-01-07 22:32:32 +01:00
|
|
|
si_code = TARGET_FPE_INTDIV;
|
2022-01-07 22:32:31 +01:00
|
|
|
break;
|
|
|
|
case ESR_EC_FPU:
|
2022-01-07 22:32:32 +01:00
|
|
|
/*
|
|
|
|
* Note that the kernel passes along fsr as si_code
|
|
|
|
* if there's no recognized bit set. Possibly this
|
|
|
|
* implies that si_code is 0, but follow the structure.
|
|
|
|
*/
|
2023-02-14 15:08:28 +01:00
|
|
|
sig = TARGET_SIGFPE;
|
2022-01-07 22:32:32 +01:00
|
|
|
si_code = env->fsr;
|
|
|
|
if (si_code & FSR_IO) {
|
2022-01-07 22:32:31 +01:00
|
|
|
si_code = TARGET_FPE_FLTINV;
|
2022-01-07 22:32:32 +01:00
|
|
|
} else if (si_code & FSR_OF) {
|
|
|
|
si_code = TARGET_FPE_FLTOVF;
|
|
|
|
} else if (si_code & FSR_UF) {
|
|
|
|
si_code = TARGET_FPE_FLTUND;
|
|
|
|
} else if (si_code & FSR_DZ) {
|
2022-01-07 22:32:31 +01:00
|
|
|
si_code = TARGET_FPE_FLTDIV;
|
2022-01-07 22:32:32 +01:00
|
|
|
} else if (si_code & FSR_DO) {
|
|
|
|
si_code = TARGET_FPE_FLTRES;
|
2022-01-07 22:32:31 +01:00
|
|
|
}
|
|
|
|
break;
|
2023-02-14 15:08:28 +01:00
|
|
|
case ESR_EC_PRIVINSN:
|
|
|
|
sig = SIGILL;
|
|
|
|
si_code = ILL_PRVOPC;
|
|
|
|
break;
|
2022-01-07 22:32:31 +01:00
|
|
|
default:
|
|
|
|
fprintf(stderr, "Unhandled hw-exception: 0x%x\n",
|
|
|
|
env->esr & ESR_EC_MASK);
|
|
|
|
cpu_dump_state(cs, stderr, 0);
|
|
|
|
exit(EXIT_FAILURE);
|
2018-04-11 20:56:44 +02:00
|
|
|
}
|
2023-02-14 15:08:28 +01:00
|
|
|
force_sig_fault(sig, si_code, env->pc);
|
2018-04-11 20:56:44 +02:00
|
|
|
break;
|
2022-01-07 22:32:31 +01:00
|
|
|
|
2018-04-11 20:56:44 +02:00
|
|
|
case EXCP_DEBUG:
|
2022-01-07 22:32:31 +01:00
|
|
|
force_sig_fault(TARGET_SIGTRAP, TARGET_TRAP_BRKPT, env->pc);
|
2018-04-11 20:56:44 +02:00
|
|
|
break;
|
|
|
|
case EXCP_ATOMIC:
|
|
|
|
cpu_exec_step_atomic(cs);
|
|
|
|
break;
|
|
|
|
default:
|
2018-07-06 17:51:27 +02:00
|
|
|
fprintf(stderr, "Unhandled trap: 0x%x\n", trapnr);
|
2019-04-17 21:18:02 +02:00
|
|
|
cpu_dump_state(cs, stderr, 0);
|
2018-04-11 20:56:44 +02:00
|
|
|
exit(EXIT_FAILURE);
|
|
|
|
}
|
|
|
|
process_pending_signals (env);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2018-04-11 20:56:33 +02:00
|
|
|
void target_cpu_copy_regs(CPUArchState *env, struct target_pt_regs *regs)
|
|
|
|
{
|
2018-04-11 20:56:44 +02:00
|
|
|
env->regs[0] = regs->r0;
|
|
|
|
env->regs[1] = regs->r1;
|
|
|
|
env->regs[2] = regs->r2;
|
|
|
|
env->regs[3] = regs->r3;
|
|
|
|
env->regs[4] = regs->r4;
|
|
|
|
env->regs[5] = regs->r5;
|
|
|
|
env->regs[6] = regs->r6;
|
|
|
|
env->regs[7] = regs->r7;
|
|
|
|
env->regs[8] = regs->r8;
|
|
|
|
env->regs[9] = regs->r9;
|
|
|
|
env->regs[10] = regs->r10;
|
|
|
|
env->regs[11] = regs->r11;
|
|
|
|
env->regs[12] = regs->r12;
|
|
|
|
env->regs[13] = regs->r13;
|
|
|
|
env->regs[14] = regs->r14;
|
|
|
|
env->regs[15] = regs->r15;
|
|
|
|
env->regs[16] = regs->r16;
|
|
|
|
env->regs[17] = regs->r17;
|
|
|
|
env->regs[18] = regs->r18;
|
|
|
|
env->regs[19] = regs->r19;
|
|
|
|
env->regs[20] = regs->r20;
|
|
|
|
env->regs[21] = regs->r21;
|
|
|
|
env->regs[22] = regs->r22;
|
|
|
|
env->regs[23] = regs->r23;
|
|
|
|
env->regs[24] = regs->r24;
|
|
|
|
env->regs[25] = regs->r25;
|
|
|
|
env->regs[26] = regs->r26;
|
|
|
|
env->regs[27] = regs->r27;
|
|
|
|
env->regs[28] = regs->r28;
|
|
|
|
env->regs[29] = regs->r29;
|
|
|
|
env->regs[30] = regs->r30;
|
|
|
|
env->regs[31] = regs->r31;
|
2020-08-20 06:33:32 +02:00
|
|
|
env->pc = regs->pc;
|
2018-04-11 20:56:33 +02:00
|
|
|
}
|