2008-07-23 21:17:46 +02:00
|
|
|
/*
|
|
|
|
* Tiny Code Generator for QEMU
|
|
|
|
*
|
|
|
|
* Copyright (c) 2008 Fabrice Bellard
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*/
|
2012-12-06 12:15:58 +01:00
|
|
|
#ifndef TCG_TARGET_PPC64
|
2008-07-23 21:17:46 +02:00
|
|
|
#define TCG_TARGET_PPC64 1
|
|
|
|
|
|
|
|
#define TCG_TARGET_WORDS_BIGENDIAN
|
|
|
|
#define TCG_TARGET_NB_REGS 32
|
|
|
|
|
2011-11-09 09:03:33 +01:00
|
|
|
typedef enum {
|
2008-07-23 21:17:46 +02:00
|
|
|
TCG_REG_R0 = 0,
|
|
|
|
TCG_REG_R1,
|
|
|
|
TCG_REG_R2,
|
|
|
|
TCG_REG_R3,
|
|
|
|
TCG_REG_R4,
|
|
|
|
TCG_REG_R5,
|
|
|
|
TCG_REG_R6,
|
|
|
|
TCG_REG_R7,
|
|
|
|
TCG_REG_R8,
|
|
|
|
TCG_REG_R9,
|
|
|
|
TCG_REG_R10,
|
|
|
|
TCG_REG_R11,
|
|
|
|
TCG_REG_R12,
|
|
|
|
TCG_REG_R13,
|
|
|
|
TCG_REG_R14,
|
|
|
|
TCG_REG_R15,
|
|
|
|
TCG_REG_R16,
|
|
|
|
TCG_REG_R17,
|
|
|
|
TCG_REG_R18,
|
|
|
|
TCG_REG_R19,
|
|
|
|
TCG_REG_R20,
|
|
|
|
TCG_REG_R21,
|
|
|
|
TCG_REG_R22,
|
|
|
|
TCG_REG_R23,
|
|
|
|
TCG_REG_R24,
|
|
|
|
TCG_REG_R25,
|
|
|
|
TCG_REG_R26,
|
|
|
|
TCG_REG_R27,
|
|
|
|
TCG_REG_R28,
|
|
|
|
TCG_REG_R29,
|
|
|
|
TCG_REG_R30,
|
|
|
|
TCG_REG_R31
|
2011-11-09 09:03:33 +01:00
|
|
|
} TCGReg;
|
2008-07-23 21:17:46 +02:00
|
|
|
|
|
|
|
/* used for function call generation */
|
|
|
|
#define TCG_REG_CALL_STACK TCG_REG_R1
|
|
|
|
#define TCG_TARGET_STACK_ALIGN 16
|
2008-07-25 00:56:21 +02:00
|
|
|
#define TCG_TARGET_CALL_STACK_OFFSET 48
|
2008-07-23 21:17:46 +02:00
|
|
|
|
2013-02-02 08:43:42 +01:00
|
|
|
/* optional instructions automatically implemented */
|
|
|
|
#define TCG_TARGET_HAS_ext8u_i32 0 /* andi */
|
|
|
|
#define TCG_TARGET_HAS_ext16u_i32 0
|
2013-04-04 20:36:07 +02:00
|
|
|
#define TCG_TARGET_HAS_ext8u_i64 0
|
|
|
|
#define TCG_TARGET_HAS_ext16u_i64 0
|
|
|
|
#define TCG_TARGET_HAS_ext32u_i64 0
|
2013-02-02 08:43:42 +01:00
|
|
|
|
2008-07-23 21:17:46 +02:00
|
|
|
/* optional instructions */
|
2011-08-17 23:11:46 +02:00
|
|
|
#define TCG_TARGET_HAS_div_i32 1
|
2013-03-12 07:24:55 +01:00
|
|
|
#define TCG_TARGET_HAS_rem_i32 0
|
2013-01-31 04:24:06 +01:00
|
|
|
#define TCG_TARGET_HAS_rot_i32 1
|
2011-08-17 23:11:46 +02:00
|
|
|
#define TCG_TARGET_HAS_ext8s_i32 1
|
|
|
|
#define TCG_TARGET_HAS_ext16s_i32 1
|
2013-01-31 06:16:38 +01:00
|
|
|
#define TCG_TARGET_HAS_bswap16_i32 1
|
|
|
|
#define TCG_TARGET_HAS_bswap32_i32 1
|
2011-08-22 12:40:00 +02:00
|
|
|
#define TCG_TARGET_HAS_not_i32 1
|
2011-08-17 23:11:46 +02:00
|
|
|
#define TCG_TARGET_HAS_neg_i32 1
|
2013-01-31 16:49:13 +01:00
|
|
|
#define TCG_TARGET_HAS_andc_i32 1
|
|
|
|
#define TCG_TARGET_HAS_orc_i32 1
|
|
|
|
#define TCG_TARGET_HAS_eqv_i32 1
|
|
|
|
#define TCG_TARGET_HAS_nand_i32 1
|
|
|
|
#define TCG_TARGET_HAS_nor_i32 1
|
2013-01-31 17:39:30 +01:00
|
|
|
#define TCG_TARGET_HAS_deposit_i32 1
|
2013-02-01 22:00:05 +01:00
|
|
|
#define TCG_TARGET_HAS_movcond_i32 1
|
2013-02-20 08:51:49 +01:00
|
|
|
#define TCG_TARGET_HAS_add2_i32 0
|
|
|
|
#define TCG_TARGET_HAS_sub2_i32 0
|
|
|
|
#define TCG_TARGET_HAS_mulu2_i32 0
|
2013-02-20 08:51:53 +01:00
|
|
|
#define TCG_TARGET_HAS_muls2_i32 0
|
2013-08-14 23:35:56 +02:00
|
|
|
#define TCG_TARGET_HAS_muluh_i32 0
|
|
|
|
#define TCG_TARGET_HAS_mulsh_i32 0
|
2010-02-18 23:44:39 +01:00
|
|
|
|
2011-08-17 23:11:46 +02:00
|
|
|
#define TCG_TARGET_HAS_div_i64 1
|
2013-03-12 07:24:55 +01:00
|
|
|
#define TCG_TARGET_HAS_rem_i64 0
|
2013-01-31 04:24:06 +01:00
|
|
|
#define TCG_TARGET_HAS_rot_i64 1
|
2011-08-17 23:11:46 +02:00
|
|
|
#define TCG_TARGET_HAS_ext8s_i64 1
|
|
|
|
#define TCG_TARGET_HAS_ext16s_i64 1
|
|
|
|
#define TCG_TARGET_HAS_ext32s_i64 1
|
2013-01-31 06:16:38 +01:00
|
|
|
#define TCG_TARGET_HAS_bswap16_i64 1
|
|
|
|
#define TCG_TARGET_HAS_bswap32_i64 1
|
2013-01-31 06:41:54 +01:00
|
|
|
#define TCG_TARGET_HAS_bswap64_i64 1
|
2011-08-22 12:40:00 +02:00
|
|
|
#define TCG_TARGET_HAS_not_i64 1
|
2011-08-17 23:11:46 +02:00
|
|
|
#define TCG_TARGET_HAS_neg_i64 1
|
2013-01-31 16:49:13 +01:00
|
|
|
#define TCG_TARGET_HAS_andc_i64 1
|
|
|
|
#define TCG_TARGET_HAS_orc_i64 1
|
|
|
|
#define TCG_TARGET_HAS_eqv_i64 1
|
|
|
|
#define TCG_TARGET_HAS_nand_i64 1
|
|
|
|
#define TCG_TARGET_HAS_nor_i64 1
|
2013-01-31 17:39:30 +01:00
|
|
|
#define TCG_TARGET_HAS_deposit_i64 1
|
2013-02-01 22:00:05 +01:00
|
|
|
#define TCG_TARGET_HAS_movcond_i64 1
|
2013-03-04 23:26:52 +01:00
|
|
|
#define TCG_TARGET_HAS_add2_i64 1
|
|
|
|
#define TCG_TARGET_HAS_sub2_i64 1
|
2013-08-14 23:46:08 +02:00
|
|
|
#define TCG_TARGET_HAS_mulu2_i64 0
|
|
|
|
#define TCG_TARGET_HAS_muls2_i64 0
|
|
|
|
#define TCG_TARGET_HAS_muluh_i64 1
|
|
|
|
#define TCG_TARGET_HAS_mulsh_i64 1
|
2008-07-23 21:17:46 +02:00
|
|
|
|
2013-09-10 19:15:25 +02:00
|
|
|
#define TCG_TARGET_HAS_new_ldst 1
|
2013-09-04 17:11:05 +02:00
|
|
|
|
2008-07-23 21:17:46 +02:00
|
|
|
#define TCG_AREG0 TCG_REG_R27
|
2009-07-18 08:08:40 +02:00
|
|
|
|
2010-06-15 02:35:27 +02:00
|
|
|
#define TCG_TARGET_EXTEND_ARGS 1
|
2012-12-06 12:15:58 +01:00
|
|
|
|
|
|
|
#endif
|