target/mips: Fix misplaced 'break' in handling of NM_SHRA_R_PH
Fix misplaced 'break' in handling of NM_SHRA_R_PH. Found by Coverity (CID 1395627). Reviewed-by: Aleksandar Markovic <amarkovic@wavecomp.com> Signed-off-by: Stefan Markovic <smarkovic@wavecomp.com> Signed-off-by: Aleksandar Markovic <amarkovic@wavecomp.com>
This commit is contained in:
parent
fdac60cd04
commit
d5ebcbaf09
@ -19970,8 +19970,8 @@ static void gen_pool32a5_nanomips_insn(DisasContext *ctx, int opc,
|
||||
case 0:
|
||||
/* SHRA_PH */
|
||||
gen_helper_shra_ph(v1_t, t0, v1_t);
|
||||
break;
|
||||
gen_store_gpr(v1_t, rt);
|
||||
break;
|
||||
case 1:
|
||||
/* SHRA_R_PH */
|
||||
gen_helper_shra_r_ph(v1_t, t0, v1_t);
|
||||
|
Loading…
Reference in New Issue
Block a user