f1663114df
Switch statements for the code segments that handle nanoMIPS instruction pools P.LL, P.SC, P.SHIFT, P.LS.S1, P.LS.E0, PP.LSXS do not have proper default case, resulting in not generating reserved instruction exception for certain illegal opcodes. Fix this by adding default cases for these switch statements that trigger reserved instruction exception. Signed-off-by: Stefan Pejic <stefan.pejic@syrmia.com> Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Message-Id: <20220504110403.613168-7-stefan.pejic@syrmia.com> Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org> |
||
|---|---|---|
| .. | ||
| sysemu | ||
| tcg | ||
| Kconfig | ||
| cpu-defs.c.inc | ||
| cpu-param.h | ||
| cpu-qom.h | ||
| cpu.c | ||
| cpu.h | ||
| fpu.c | ||
| fpu_helper.h | ||
| gdbstub.c | ||
| helper.h | ||
| internal.h | ||
| kvm.c | ||
| kvm_mips.h | ||
| meson.build | ||
| mips-defs.h | ||
| msa.c | ||