.. |
arm-semi.c
|
cpu: Move opaque field from CPU_COMMON to CPUState
|
2014-03-13 19:20:47 +01:00 |
cpu64.c
|
target-arm: Dump 32-bit CPU state if 64 bit CPU is in AArch32
|
2014-04-17 21:34:06 +01:00 |
cpu-qom.h
|
target-arm: Dump 32-bit CPU state if 64 bit CPU is in AArch32
|
2014-04-17 21:34:06 +01:00 |
cpu.c
|
target-arm: Make Cortex-A15 CBAR read-only
|
2014-04-17 21:34:06 +01:00 |
cpu.h
|
target-arm: Implement CBAR for Cortex-A57
|
2014-04-17 21:34:06 +01:00 |
crypto_helper.c
|
target-arm: add support for v8 AES instructions
|
2013-12-17 19:42:25 +00:00 |
gdbstub64.c
|
target-arm/gdbstub64.c: remove useless 'break' statement.
|
2014-04-17 21:34:06 +01:00 |
gdbstub.c
|
|
|
helper-a64.c
|
target-arm: Implement AArch64 EL1 exception handling
|
2014-04-17 21:34:04 +01:00 |
helper-a64.h
|
target-arm: A64: Implement FCVTXN
|
2014-03-17 16:31:53 +00:00 |
helper.c
|
target-arm: A64: Fix a typo when declaring TLBI ops
|
2014-05-01 15:24:46 +01:00 |
helper.h
|
target-arm: Implement AArch64 EL1 exception handling
|
2014-04-17 21:34:04 +01:00 |
internals.h
|
target-arm: Move arm_log_exception() into internals.h
|
2014-04-17 21:34:04 +01:00 |
iwmmxt_helper.c
|
misc: Use new rotate functions
|
2013-09-25 21:23:05 +02:00 |
kvm32.c
|
target-arm: Implement AArch64 SPSR_EL1
|
2014-04-17 21:34:04 +01:00 |
kvm64.c
|
target-arm: Implement AArch64 SPSR_EL1
|
2014-04-17 21:34:04 +01:00 |
kvm_arm.h
|
arm: vgic device control api support
|
2014-02-26 17:20:00 +00:00 |
kvm-consts.h
|
target-arm/kvm-consts.h: Define QEMU constants for known KVM CPUs
|
2014-02-20 10:35:50 +00:00 |
kvm-stub.c
|
|
|
kvm.c
|
arm: vgic device control api support
|
2014-02-26 17:20:00 +00:00 |
machine.c
|
target-arm: Implement AArch64 SPSR_EL1
|
2014-04-17 21:34:04 +01:00 |
Makefile.objs
|
target-arm: A64: add stubs for a64 specific helpers
|
2013-12-17 19:42:32 +00:00 |
neon_helper.c
|
target-arm: A64: Add saturating accumulate ops (USQADD/SUQADD)
|
2014-03-18 23:10:06 +00:00 |
op_addsub.h
|
|
|
op_helper.c
|
target-arm: Correct a comment refering to EL0
|
2014-05-01 15:24:46 +01:00 |
translate-a64.c
|
target-arm: A64: Handle blr lr
|
2014-05-01 15:24:45 +01:00 |
translate.c
|
arm: translate.c: Fix smlald Instruction
|
2014-04-17 21:34:07 +01:00 |
translate.h
|
target-arm: Dump 32-bit CPU state if 64 bit CPU is in AArch32
|
2014-04-17 21:34:06 +01:00 |