Peter Maydell 34222fb810 target-arm: Implement AArch64 view of CPACR
Implement the AArch64 view of the CPACR. The AArch64
CPACR is defined to have a lot of RES0 bits, but since
the architecture defines that RES0 bits may be implemented
as reads-as-written and we know that a v8 CPU will have
no registered coprocessors for cp0..cp13 we can safely
implement the whole register this way.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
2014-02-26 17:20:06 +00:00
2014-02-25 10:50:11 +00:00
2014-02-21 22:29:50 +01:00
2014-02-21 15:04:58 +00:00
2014-02-14 21:12:05 +01:00
2014-02-07 16:42:13 +00:00
2013-10-11 09:34:56 -07:00
2014-01-08 19:07:20 +00:00
2013-10-11 09:34:56 -07:00
2014-02-11 22:56:37 +10:00
2014-02-11 22:56:37 +10:00
2013-11-04 15:39:41 +02:00
2014-02-17 11:57:23 -05:00
2014-02-09 09:12:38 +01:00
2014-02-21 21:02:23 +01:00
2014-02-25 10:50:11 +00:00
2014-01-24 17:40:03 +01:00
2014-02-25 10:50:11 +00:00
2014-02-25 10:50:11 +00:00
2013-12-04 15:19:00 +01:00
2013-10-11 09:34:56 -07:00
2014-02-20 13:14:18 +01:00
2014-02-17 11:57:23 -05:00
2013-11-27 14:02:45 -08:00
2013-10-11 09:34:56 -07:00

Read the documentation in qemu-doc.html or on http://wiki.qemu-project.org

- QEMU team
Description
QEMU With E2K User Support
Readme 459 MiB
Languages
C 83.1%
C++ 6.3%
Python 3.2%
Dylan 2.8%
Shell 1.6%
Other 2.8%