Peter Maydell 37e6456ef5 target-arm: Add support for A32 and T32 HVC and SMC insns
Add support for HVC and SMC instructions to the A32 and
T32 decoder. Using these for real exceptions to EL2 or EL3
is currently not supported (the do_interrupt routine does
not handle them) but we require the instruction support to
implement PSCI.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Message-id: 1412865028-17725-6-git-send-email-peter.maydell@linaro.org
2014-10-24 12:19:13 +01:00
2014-09-18 20:02:01 +01:00
2013-04-18 13:50:53 +02:00
2014-10-24 12:19:11 +01:00
2014-09-04 17:39:07 +01:00
2014-09-25 13:34:03 +01:00
2014-09-29 14:55:28 -04:00
2014-10-15 11:08:32 +02:00
2014-06-16 13:24:35 +02:00
2013-09-05 09:40:31 -05:00
2014-08-29 10:46:58 +01:00
2014-06-23 11:12:28 -04:00
2013-10-11 09:34:56 -07:00
2014-09-16 11:04:09 +02:00
2013-07-23 02:41:31 +02:00
2014-10-24 12:19:11 +01:00
2014-09-26 13:37:06 -04:00
2014-09-26 13:37:06 -04:00
2014-10-10 14:07:08 +01:00
2013-08-12 09:15:12 -05:00
2014-09-26 09:34:39 +01:00
2013-09-03 12:25:55 +02:00
2014-10-24 12:19:11 +01:00
2014-09-22 11:39:45 +01:00
2014-09-22 11:39:45 +01:00
2014-05-24 00:07:29 +04:00
2014-10-02 09:58:14 +02:00
2013-10-11 09:34:56 -07:00
2014-09-19 17:20:11 +01:00
2014-02-17 11:57:23 -05:00
2014-06-05 16:10:33 +02:00
2014-08-01 18:30:08 +01:00
2013-10-11 09:34:56 -07:00
2014-10-24 12:19:11 +01:00
2014-07-07 10:37:40 +00:00

Read the documentation in qemu-doc.html or on http://wiki.qemu-project.org

- QEMU team
Description
QEMU With E2K User Support
Readme 459 MiB
Languages
C 83.1%
C++ 6.3%
Python 3.2%
Dylan 2.8%
Shell 1.6%
Other 2.8%