Andrew Jeffery f55d613bc9 watchdog: wdt_aspeed: Add support for the reset width register
The reset width register controls how the pulse on the SoC's WDTRST{1,2}
pins behaves. A pulse is emitted if the external reset bit is set in
WDT_CTRL. On the AST2500 WDT_RESET_WIDTH can consume magic bit patterns
to configure push-pull/open-drain and active-high/active-low
behaviours and thus needs some special handling in the write path.

As some of the capabilities depend on the SoC version a silicon-rev
property is introduced, which is used to guard version-specific
behaviour.

Signed-off-by: Andrew Jeffery <andrew@aj.id.au>
Reviewed-by: Cédric Le Goater <clg@kaod.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2017-09-04 15:21:54 +01:00
..
2016-10-04 13:28:07 +01:00
2016-10-04 13:28:09 +01:00
2017-01-27 18:07:59 +01:00
2017-01-24 23:26:52 +03:00
2017-06-23 11:51:50 +02:00
2016-05-18 15:04:27 +03:00
2017-06-20 14:31:32 +02:00
2017-08-30 18:23:25 +02:00
2017-02-28 17:10:00 +00:00
2017-01-27 18:07:59 +01:00
2017-01-27 18:07:59 +01:00
2017-08-30 18:23:25 +02:00
2017-04-24 12:32:12 +01:00
2017-06-01 18:49:22 +02:00
2014-10-23 16:41:25 +02:00
2017-02-28 12:04:48 +01:00