Peter Maydell 76302a95e7 target/xtensa updates: ... - add libisa to the xtensa target; - change xtensa instruction translator to use it; - switch existing xtensa cores to use it; - add support for a number of instructions: salt/saltu, const16, GPIO32 group, debug mode and MMU-related; - add disassembler for Xtensa. -----BEGIN PGP SIGNATURE----- Version: GnuPG v1 iQIcBAABAgAGBQJaVQW2AAoJEFH5zJH4P6BEQ4EP/01BnD+SoHkDDRx8O59RgvUa r4kkJIqRNpObzzjhoHmh9RbGstir9r1u3ZYKbdlhPgZWK/ItUVzS8yJp8KcQ8x4B Z+4JzwX82PwAvvVdP7TD6iB23jqgUcoEdCtpaUb1jsK0tyvVHwIHnwF3qINY6Nsn yIzmupdIc47MEFlQNSxF/ZuvQI6CT8uDFuRJlK02dv8lEozUXCi9UHotICnqOybY ezgXCoMrOv7UqBdSEX7SQHvs5CD8zRbfhrwpeMc59YsbWp4j5JmQi1QI2ihFHyDN wp5vBDMI31SRdIqpEJiNEP5J+VnVg2oaJZcFP12JGXfTvSyB2WWSfqvQX+go394r 4NbWu1rA/a0vQVUfI7xVqY9mXqGnRbDS01ILYHbjRl14o7kZY0IpX2UIoGXI2eO9 toC+shIv/yNIJoaTlQf3ER+0nUvNFEGbBq3LNB+dlom8yqv7UY2LgpRy4zGqEfyL bB4pfEkaZVqP8vAJeq0TALMTmpvPjgFs1XxnHJAcpoAF3NM8dHiuGpO3li1jPiVu ZxN/8rWSWdJX7IvXFmu3Cy2ogLpdTxsTPIdtpKc+OLHNW6b5wx28Godig7JlfNil 8p9F1t6ZNvs4fPM2JFWP9VTXhzSuynWYz/UEr1+OF7vxni/x7dgrX2h9Houx36/e 3fn34SXgQUqhgtN+8BFR =PNwZ -----END PGP SIGNATURE----- Merge remote-tracking branch 'remotes/xtensa/tags/20180109-xtensa' into staging target/xtensa updates: - add libisa to the xtensa target; - change xtensa instruction translator to use it; - switch existing xtensa cores to use it; - add support for a number of instructions: salt/saltu, const16, GPIO32 group, debug mode and MMU-related; - add disassembler for Xtensa. # gpg: Signature made Tue 09 Jan 2018 18:11:02 GMT # gpg: using RSA key 0x51F9CC91F83FA044 # gpg: Good signature from "Max Filippov <filippov@cadence.com>" # gpg: aka "Max Filippov <max.filippov@cogentembedded.com>" # gpg: aka "Max Filippov <jcmvbkbc@gmail.com>" # Primary key fingerprint: 2B67 854B 98E5 327D CDEB 17D8 51F9 CC91 F83F A044 * remotes/xtensa/tags/20180109-xtensa: target/xtensa: implement disassembler target/xtensa: implement const16 target/xtensa: implement GPIO32 target/xtensa: implement salt/saltu target/xtensa: add internal/noop SRs and opcodes target/xtensa: drop DisasContext::litbase target/xtensa: tests: fix memctl SR test target/xtensa: use libisa for instruction decoding target/xtensa: switch fsf to libisa target/xtensa: switch dc233c to libisa target/xtensa: switch dc232b to libisa target/xtensa: update import_core.sh script for libisa target/xtensa: extract FPU2000 opcode translators target/xtensa: extract core opcode translators target/xtensa: import libisa source target/xtensa: pass actual frame size to the entry helper Signed-off-by: Peter Maydell <peter.maydell@linaro.org>		2018-01-09 18:23:27 +00:00
..
block	block: Allow graph changes in subtree drained section	2017-12-22 15:05:32 +01:00
chardev	chardev: fix backend events regression with mux chardev	2017-12-21 09:30:32 +01:00
crypto
disas	target/xtensa: implement disassembler	2018-01-09 09:55:39 -08:00
exec	tcg: Allow 6 arguments to TCG helpers	2017-12-29 12:43:40 -08:00
fpu
hw	target/xtensa updates:	2018-01-09 18:23:27 +00:00
io	io: introduce a network socket listener API	2017-12-15 15:07:26 +00:00
libdecnumber
migration
monitor
net	net: Remove the legacy "-net channel" parameter	2017-12-22 10:05:26 +08:00
qapi
qemu	Queued TCG patches	2018-01-08 16:17:04 +00:00
qom	i386: hvf: add code base from Google's QEMU repository	2017-12-22 15:01:20 +01:00
scsi	scsi: provide general-purpose functions to manage sense data	2017-12-21 09:30:32 +01:00
standard-headers
sysemu	i386: hvf: implement vga dirty page tracking	2017-12-22 15:01:48 +01:00
ui
elf.h
glib-compat.h
qemu-common.h
qemu-io.h
trace-tcg.h