Stafford Horne
0ca9fa2e3c
openrisc/ompic: Add OpenRISC Multicore PIC (OMPIC) ...
Add OpenRISC Multicore PIC which handles inter processor interrupts
(IPI) between cores. In OpenRISC all device interrupts are routed to
each core enabling this device to be simple.
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Stafford Horne <shorne@gmail.com>
2017-10-21 06:35:47 +09:00
2016-06-14 15:59:15 +01:00
2017-02-06 12:33:21 +11:00
2017-09-21 16:36:56 +01:00
2017-01-23 09:52:40 -08:00
2017-10-16 13:29:49 +02:00
2017-01-14 10:06:21 +01:00
2016-03-23 13:36:56 +00:00
2017-02-24 10:37:21 +00:00
2017-02-06 12:33:21 +11:00
2016-03-23 13:36:56 +00:00
2016-03-23 13:36:56 +00:00
2017-02-06 12:33:21 +11:00
2017-01-24 13:10:36 -08:00
2017-01-24 13:10:36 -08:00
2017-02-14 08:14:58 +11:00
2017-10-21 06:35:47 +09:00
2017-10-16 13:29:49 +02:00
2017-10-16 18:03:52 +02:00
2017-10-16 18:03:52 +02:00
2017-10-16 18:03:52 +02:00
2017-10-16 18:03:52 +02:00
2017-10-16 18:03:52 +02:00
2017-10-16 18:03:52 +02:00
2017-10-16 18:03:52 +02:00
2017-09-19 16:20:49 +02:00
2017-02-06 12:33:21 +11:00
2017-02-06 12:33:21 +11:00
2017-09-21 08:38:42 +01:00
2017-02-06 12:33:21 +11:00
2017-02-06 12:33:21 +11:00
2017-10-16 13:29:49 +02:00
0ca9fa2e3c