Philippe Mathieu-Daudé 965eb74bb5 target/mips: Pass instruction opcode to decode_opc_mxu() ...

In the next commit we'll make decode_opc_mxu() match decodetree
prototype by returning a boolean. First pass ctx->opcode as an
argument.

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-Id: <20210226093111.3865906-7-f4bug@amsat.org>

2021-03-13 23:42:50 +01:00

..

addr.c

…

cp0_helper.c

…

cp0_timer.c

…

cpu-defs.c.inc

…

cpu-param.h

…

cpu-qom.h

…

cpu.c

Testing, guest-loader and other misc tweaks

2021-03-11 16:20:58 +00:00

cpu.h

target/mips: Promote 128-bit multimedia registers as global ones

2021-02-21 19:42:34 +01:00

dsp_helper.c

…

fpu_helper.c

…

fpu_helper.h

…

gdbstub.c

…

helper.h

…

internal.h

…

kvm_mips.h

…

kvm.c

sysemu: Let VMChangeStateHandler take boolean 'running' argument

2021-03-09 23:13:57 +01:00

lmmi_helper.c

…

machine.c

…

meson.build

target/mips/meson: Restrict mips-semi.c to TCG

2021-03-13 23:42:43 +01:00

mips32r6.decode

…

mips64r6.decode

…

mips-defs.h

…

mips-semi.c

semihosting: Move include/hw/semihosting/ -> include/semihosting/

2021-03-10 15:34:12 +00:00

msa32.decode

…

msa64.decode

…

msa_helper.c

target/mips: Include missing "tcg/tcg.h" header

2021-02-21 19:42:34 +01:00

msa_helper.h.inc

…

msa_translate.c

…

op_helper.c

…

rel6_translate.c

…

tlb_helper.c

target/mips: Remove unused 'rw' argument from page_table_walk_refill()

2021-02-21 19:42:34 +01:00

TODO

…

trace-events

…

trace.h

…

translate_addr_const.c

…

translate.c

target/mips: Pass instruction opcode to decode_opc_mxu()

2021-03-13 23:42:50 +01:00

translate.h

target/mips: Introduce gen_load_gpr_hi() / gen_store_gpr_hi() helpers

2021-02-21 19:42:34 +01:00