OpenE2K/qemu-e2k
13
4
Fork 0
Code Issues 4 Pull Requests Projects 2 Releases Activity
qemu-e2k/target/riscv
History
Richard Henderson b77af26e97 accel/tcg: Replace CPUState.env_ptr with cpu_env() 
Reviewed-by: Anton Johansson <anjo@rev.ng>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
2023-10-04 11:03:54 -07:00
..
insn_trans
tcg: Rename cpu_env to tcg_env
2023-10-03 08:01:02 -07:00
arch_dump.c
…
bitmanip_helper.c
…
common-semi-target.h
…
cpu_bits.h
target/riscv: Update CSR bits name for svadu extension
2023-09-11 11:45:55 +10:00
cpu_cfg.h
target/riscv: Add Zihintntl extension ISA string to DTS
2023-09-11 11:45:55 +10:00
cpu_helper.c
target/riscv: Update CSR bits name for svadu extension
2023-09-11 11:45:55 +10:00
cpu_user.h
…
cpu_vendorid.h
target/riscv: add Ventana's Veyron V1 CPU
2023-05-05 10:49:50 +10:00
cpu-param.h
…
cpu-qom.h
target/riscv: add Ventana's Veyron V1 CPU
2023-05-05 10:49:50 +10:00
cpu.c
target/*: Add instance_align to all cpu base classes
2023-10-03 08:01:02 -07:00
cpu.h
accel/tcg: Move CPUNegativeOffsetState into CPUState
2023-10-03 08:01:02 -07:00
crypto_helper.c
target/riscv: Use accelerated helper for AES64KS1I
2023-09-11 11:45:55 +10:00
csr.c
target/riscv: don't read CSR in riscv_csrrw_do64
2023-09-11 11:45:55 +10:00
debug.c
target/riscv: Allocate itrigger timers only once
2023-09-11 11:45:55 +10:00
debug.h
target/riscv: Allocate itrigger timers only once
2023-09-11 11:45:55 +10:00
fpu_helper.c
riscv: Add support for the Zfa extension
2023-07-10 22:29:20 +10:00
gdbstub.c
…
helper.h
target/riscv: Add Zvksed ISA extension support
2023-09-11 11:45:55 +10:00
insn16.decode
…
insn32.decode
target/riscv: Add Zvksed ISA extension support
2023-09-11 11:45:55 +10:00
instmap.h
…
internals.h
…
Kconfig
…
kvm_riscv.h
hw/intc/riscv_aplic.c fix non-KVM --enable-debug build
2023-09-11 11:45:55 +10:00
kvm-stub.c
…
kvm.c
hw/intc/riscv_aplic.c fix non-KVM --enable-debug build
2023-09-11 11:45:55 +10:00
m128_helper.c
target/helpers: Remove unnecessary 'qemu/main-loop.h' header
2023-08-31 19:47:43 +02:00
machine.c
target/riscv: Restrict KVM-specific fields from ArchCPU
2023-06-28 14:27:59 +02:00
meson.build
target/riscv: Add Zvbc ISA extension support
2023-09-11 11:45:55 +10:00
monitor.c
riscv: spelling fixes
2023-09-08 13:08:52 +03:00
op_helper.c
target/helpers: Remove unnecessary 'qemu/main-loop.h' header
2023-08-31 19:47:43 +02:00
pmp.c
target/riscv/pmp.c: respect mseccfg.RLB for pmpaddrX changes
2023-09-11 11:45:55 +10:00
pmp.h
target/riscv: Change the return type of pmp_hart_has_privs() to bool
2023-06-13 17:09:13 +10:00
pmu.c
target/riscv/pmu: Restrict 'qemu/log.h' include to source
2023-08-31 19:47:43 +02:00
pmu.h
target/helpers: Remove unnecessary 'qemu/main-loop.h' header
2023-08-31 19:47:43 +02:00
riscv-qmp-cmds.c
…
sbi_ecall_interface.h
…
time_helper.c
…
time_helper.h
…
trace-events
…
trace.h
…
translate.c
accel/tcg: Replace CPUState.env_ptr with cpu_env()
2023-10-04 11:03:54 -07:00
vcrypto_helper.c
target/riscv: Add Zvksed ISA extension support
2023-09-11 11:45:55 +10:00
vector_helper.c
target/riscv: vector_helper: Fixup local variables shadowing
2023-09-29 10:07:20 +02:00
vector_internals.c
target/riscv: Refactor some of the generic vector functionality
2023-09-11 11:45:54 +10:00
vector_internals.h
target/riscv: Refactor some of the generic vector functionality
2023-09-11 11:45:55 +10:00
xthead.decode
…
XVentanaCondOps.decode
…
zce_helper.c
…