Peter Maydell cad065f18e hw/arm_gic: Fix comparison with priority mask register
The GIC spec states that only interrupts with higher priority
than the value in the GICC_PMR priority mask register are
passed through to the processor. We were incorrectly allowing
through interrupts with a priority equal to the specified
value: correct the comparison operation to match the spec.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Igor Mitsyanko <i.mitsyanko@samsung.com>
2012-12-11 11:30:37 +00:00
2012-11-19 10:48:32 +01:00
2012-12-07 12:34:11 +01:00
2012-11-01 13:10:06 +01:00
2012-10-24 10:26:22 +02:00
2012-11-26 13:41:01 -06:00
2012-09-07 09:02:44 +03:00
2012-10-05 16:07:49 -05:00
2012-11-01 13:10:06 +01:00
2012-08-04 15:51:23 +00:00
2012-11-02 18:34:59 +01:00
2012-11-05 11:54:49 +01:00
2012-11-01 19:49:45 +01:00
2012-10-31 04:12:23 +01:00
2012-10-31 04:12:23 +01:00
2012-10-23 08:58:25 -05:00
2012-10-23 08:58:25 -05:00
2012-09-15 15:34:27 +00:00
2012-11-10 13:49:20 +00:00
2012-11-10 13:49:20 +00:00
2012-11-14 18:19:21 +01:00
2012-10-23 08:58:25 -05:00
2012-09-22 17:59:12 +00:00
2012-11-12 14:38:29 +01:00
2012-11-12 14:38:29 +01:00
2012-10-23 08:58:25 -05:00
2012-10-29 18:25:22 +02:00
2011-06-14 03:08:57 +02:00
2012-11-10 13:24:39 +00:00
2012-10-23 08:58:25 -05:00
2012-09-19 15:26:31 +02:00
2012-08-08 13:51:12 +02:00
2012-11-14 18:19:21 +01:00
2012-11-10 13:49:20 +00:00
2012-12-07 12:34:12 +01:00
2012-08-16 13:41:16 -05:00
2012-10-31 09:45:47 +01:00
2012-08-13 14:17:53 -03:00
2012-08-16 13:41:15 -05:00
2012-12-06 09:17:05 +01:00
2012-11-24 19:52:00 +00:00
2012-11-14 18:19:21 +01:00
2012-11-16 11:27:32 +01:00
2012-09-28 17:51:47 +02:00
2012-12-03 14:08:40 -06:00
2012-11-26 13:53:52 -06:00
2012-10-23 08:58:25 -05:00
2012-10-03 13:48:45 +00:00

Read the documentation in qemu-doc.html or on http://wiki.qemu.org

- QEMU team
Description
QEMU With E2K User Support
Readme 459 MiB
Languages
C 83.1%
C++ 6.3%
Python 3.2%
Dylan 2.8%
Shell 1.6%
Other 2.8%