1999-05-03 09:29:11 +02:00
|
|
|
/* Definitions for opcode table for the sparc.
|
2003-08-07 04:25:50 +02:00
|
|
|
Copyright 1989, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 2000, 2002,
|
Annotate sparc objects with cpu hardware capabilities used.
bfd/
* elfxx-sparc.c (_bfd_sparc_elf_merge_private_bfd_data): New.
* elfxx-sparc.h: Declare it.
* elf32-sparc.c (elf32_sparc_merge_private_bfd_data): Call it.
* elf64-sparc.c (elf64_sparc_merge_private_bfd_data): Likewise.
binutils/
* readelf.c (display_sparc_hwcaps): New.
(display_sparc_gnu_attribute): New.
(process_sparc_specific): New.
(process_arch_specific): When EM_SPARC, EM_SPARC32PLUS,
or EM_SPARCV9 invoke process_sparc_specific.
gas/
* config/tc-sparc.c (hwcap_seen): New bitmask, defined when
not TE_SOLARIS.
(sparc_ip): When not TE_SOLARIS, accumulate hwcap bits from
sparc_opcode->flags of instruction into hwcap_seen.
(sparc_md_end): Create Tag_GNU_Sparc_HWCAPS attribute if
hwcap_seen is non-zero and not TE_SOLARIS.
gas/testsuite/
* gas/sparc/hpcvis3.s: Update for fixed fchksum16 mnemonic.
* gas/sparc/hpcvis3.d: Likewise.
include/elf/
* sparc.h (Tag_GNU_Sparc_HWCAPS): New object attribute.
(ELF_SPARC_HWCAP_*): New HWCAPS bitmask values.
include/opcode/
* sparc.h (struct sparc_opcode): Expand 'flags' to unsigned int.
(F_MUL32, F_DIV32, F_FSMULD, F_V8PLUS, F_POPC, F_VIS, F_VIS2,
F_ASI_BLK_INIT, F_FMAF, F_VIS3, F_HPC, F_RANDOM, F_TRANS,
F_FJFMAU, F_IMA, F_ASI_CACHE_SPARING): New flag bits.
opcodes/
* sparc-opc.c (sparc_opcodes): Annotate table with HWCAP flag
bits. Fix "fchksm16" mnemonic.
2011-09-21 22:49:16 +02:00
|
|
|
2003, 2005, 2010, 2011 Free Software Foundation, Inc.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
2005-07-01 13:16:33 +02:00
|
|
|
This file is part of GAS, the GNU Assembler, GDB, the GNU debugger, and
|
|
|
|
the GNU Binutils.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
2005-07-01 13:16:33 +02:00
|
|
|
GAS/GDB is free software; you can redistribute it and/or modify
|
|
|
|
it under the terms of the GNU General Public License as published by
|
2010-04-15 12:26:09 +02:00
|
|
|
the Free Software Foundation; either version 3, or (at your option)
|
2005-07-01 13:16:33 +02:00
|
|
|
any later version.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
2005-07-01 13:16:33 +02:00
|
|
|
GAS/GDB is distributed in the hope that it will be useful,
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
GNU General Public License for more details.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
2005-07-01 13:16:33 +02:00
|
|
|
You should have received a copy of the GNU General Public License
|
2010-04-15 12:26:09 +02:00
|
|
|
along with GAS or GDB; see the file COPYING3. If not, write to
|
2005-07-01 13:16:33 +02:00
|
|
|
the Free Software Foundation, 51 Franklin Street - Fifth Floor,
|
|
|
|
Boston, MA 02110-1301, USA. */
|
1999-05-03 09:29:11 +02:00
|
|
|
|
2002-05-25 14:53:48 +02:00
|
|
|
#include "ansidecl.h"
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
|
|
/* The SPARC opcode table (and other related data) is defined in
|
|
|
|
the opcodes library in sparc-opc.c. If you change anything here, make
|
|
|
|
sure you fix up that file, and vice versa. */
|
|
|
|
|
|
|
|
/* FIXME-someday: perhaps the ,a's and such should be embedded in the
|
|
|
|
instruction's name rather than the args. This would make gas faster, pinsn
|
|
|
|
slower, but would mess up some macros a bit. xoxorich. */
|
|
|
|
|
|
|
|
/* List of instruction sets variations.
|
|
|
|
These values are such that each element is either a superset of a
|
|
|
|
preceding each one or they conflict in which case SPARC_OPCODE_CONFLICT_P
|
|
|
|
returns non-zero.
|
|
|
|
The values are indices into `sparc_opcode_archs' defined in sparc-opc.c.
|
|
|
|
Don't change this without updating sparc-opc.c. */
|
|
|
|
|
2005-07-01 13:16:33 +02:00
|
|
|
enum sparc_opcode_arch_val
|
|
|
|
{
|
1999-05-03 09:29:11 +02:00
|
|
|
SPARC_OPCODE_ARCH_V6 = 0,
|
|
|
|
SPARC_OPCODE_ARCH_V7,
|
|
|
|
SPARC_OPCODE_ARCH_V8,
|
2013-08-05 18:11:07 +02:00
|
|
|
SPARC_OPCODE_ARCH_LEON,
|
1999-05-03 09:29:11 +02:00
|
|
|
SPARC_OPCODE_ARCH_SPARCLET,
|
|
|
|
SPARC_OPCODE_ARCH_SPARCLITE,
|
2005-07-01 13:16:33 +02:00
|
|
|
/* V9 variants must appear last. */
|
1999-05-03 09:29:11 +02:00
|
|
|
SPARC_OPCODE_ARCH_V9,
|
2005-07-01 13:16:33 +02:00
|
|
|
SPARC_OPCODE_ARCH_V9A, /* V9 with ultrasparc additions. */
|
|
|
|
SPARC_OPCODE_ARCH_V9B, /* V9 with ultrasparc and cheetah additions. */
|
|
|
|
SPARC_OPCODE_ARCH_BAD /* Error return from sparc_opcode_lookup_arch. */
|
1999-05-03 09:29:11 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
/* The highest architecture in the table. */
|
|
|
|
#define SPARC_OPCODE_ARCH_MAX (SPARC_OPCODE_ARCH_BAD - 1)
|
|
|
|
|
|
|
|
/* Given an enum sparc_opcode_arch_val, return the bitmask to use in
|
|
|
|
insn encoding/decoding. */
|
|
|
|
#define SPARC_OPCODE_ARCH_MASK(arch) (1 << (arch))
|
|
|
|
|
|
|
|
/* Given a valid sparc_opcode_arch_val, return non-zero if it's v9. */
|
|
|
|
#define SPARC_OPCODE_ARCH_V9_P(arch) ((arch) >= SPARC_OPCODE_ARCH_V9)
|
|
|
|
|
|
|
|
/* Table of cpu variants. */
|
|
|
|
|
2005-07-01 13:16:33 +02:00
|
|
|
typedef struct sparc_opcode_arch
|
|
|
|
{
|
1999-05-03 09:29:11 +02:00
|
|
|
const char *name;
|
|
|
|
/* Mask of sparc_opcode_arch_val's supported.
|
|
|
|
EG: For v7 this would be
|
|
|
|
(SPARC_OPCODE_ARCH_MASK (..._V6) | SPARC_OPCODE_ARCH_MASK (..._V7)).
|
|
|
|
These are short's because sparc_opcode.architecture is. */
|
|
|
|
short supported;
|
2005-07-01 13:16:33 +02:00
|
|
|
} sparc_opcode_arch;
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
|
|
extern const struct sparc_opcode_arch sparc_opcode_archs[];
|
|
|
|
|
|
|
|
/* Given architecture name, look up it's sparc_opcode_arch_val value. */
|
2003-08-07 04:25:50 +02:00
|
|
|
extern enum sparc_opcode_arch_val sparc_opcode_lookup_arch (const char *);
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
|
|
/* Return the bitmask of supported architectures for ARCH. */
|
|
|
|
#define SPARC_OPCODE_SUPPORTED(ARCH) (sparc_opcode_archs[ARCH].supported)
|
|
|
|
|
|
|
|
/* Non-zero if ARCH1 conflicts with ARCH2.
|
|
|
|
IE: ARCH1 as a supported bit set that ARCH2 doesn't, and vice versa. */
|
|
|
|
#define SPARC_OPCODE_CONFLICT_P(ARCH1, ARCH2) \
|
2005-07-01 13:16:33 +02:00
|
|
|
(((SPARC_OPCODE_SUPPORTED (ARCH1) & SPARC_OPCODE_SUPPORTED (ARCH2)) \
|
|
|
|
!= SPARC_OPCODE_SUPPORTED (ARCH1)) \
|
|
|
|
&& ((SPARC_OPCODE_SUPPORTED (ARCH1) & SPARC_OPCODE_SUPPORTED (ARCH2)) \
|
1999-05-03 09:29:11 +02:00
|
|
|
!= SPARC_OPCODE_SUPPORTED (ARCH2)))
|
|
|
|
|
|
|
|
/* Structure of an opcode table entry. */
|
|
|
|
|
2005-07-01 13:16:33 +02:00
|
|
|
typedef struct sparc_opcode
|
|
|
|
{
|
1999-05-03 09:29:11 +02:00
|
|
|
const char *name;
|
2005-07-01 13:16:33 +02:00
|
|
|
unsigned long match; /* Bits that must be set. */
|
|
|
|
unsigned long lose; /* Bits that must not be set. */
|
1999-05-03 09:29:11 +02:00
|
|
|
const char *args;
|
2005-07-01 13:16:33 +02:00
|
|
|
/* This was called "delayed" in versions before the flags. */
|
Annotate sparc objects with cpu hardware capabilities used.
bfd/
* elfxx-sparc.c (_bfd_sparc_elf_merge_private_bfd_data): New.
* elfxx-sparc.h: Declare it.
* elf32-sparc.c (elf32_sparc_merge_private_bfd_data): Call it.
* elf64-sparc.c (elf64_sparc_merge_private_bfd_data): Likewise.
binutils/
* readelf.c (display_sparc_hwcaps): New.
(display_sparc_gnu_attribute): New.
(process_sparc_specific): New.
(process_arch_specific): When EM_SPARC, EM_SPARC32PLUS,
or EM_SPARCV9 invoke process_sparc_specific.
gas/
* config/tc-sparc.c (hwcap_seen): New bitmask, defined when
not TE_SOLARIS.
(sparc_ip): When not TE_SOLARIS, accumulate hwcap bits from
sparc_opcode->flags of instruction into hwcap_seen.
(sparc_md_end): Create Tag_GNU_Sparc_HWCAPS attribute if
hwcap_seen is non-zero and not TE_SOLARIS.
gas/testsuite/
* gas/sparc/hpcvis3.s: Update for fixed fchksum16 mnemonic.
* gas/sparc/hpcvis3.d: Likewise.
include/elf/
* sparc.h (Tag_GNU_Sparc_HWCAPS): New object attribute.
(ELF_SPARC_HWCAP_*): New HWCAPS bitmask values.
include/opcode/
* sparc.h (struct sparc_opcode): Expand 'flags' to unsigned int.
(F_MUL32, F_DIV32, F_FSMULD, F_V8PLUS, F_POPC, F_VIS, F_VIS2,
F_ASI_BLK_INIT, F_FMAF, F_VIS3, F_HPC, F_RANDOM, F_TRANS,
F_FJFMAU, F_IMA, F_ASI_CACHE_SPARING): New flag bits.
opcodes/
* sparc-opc.c (sparc_opcodes): Annotate table with HWCAP flag
bits. Fix "fchksm16" mnemonic.
2011-09-21 22:49:16 +02:00
|
|
|
unsigned int flags;
|
Move sparc opcode hwcaps out of sparc_opcode flags field.
include/opcode/
* sparc.h (struct sparc_opcode): New field 'hwcaps'.
F_MUL32, F_DIV32, F_FDMULD, F_V8PLUS, F_POPC, F_VIS, F_VIS2,
F_ASI_BLK_INIT, F_FMAF, F_VIS3, F_HPC, F_RANDOM, F_TRANS,
F_FJFMAU, F_IMA, F_ASI_CACHE_SPARING, F_HWCAP_MASK): Delete.
(HWCAP_MUL32, HWCAP_DIV32, HWCAP_FSMULD, HWCAP_V8PLUS, HWCAP_POPC,
HWCAP_VIS, HWCAP_VIS2, HWCAP_ASI_BLK_INIT, HWCAP_FMAF,
HWCAP_VIS3, HWCAP_HPC, HWCAP_RANDOM, HWCAP_TRANS, HWCAP_FJFMAU,
HWCAP_IMA, HWCAP_ASI_CACHE_SPARING, HWCAP_AES, HWCAP_DES,
HWCAP_KASUMI, HWCAP_CAMELLIA, HWCAP_MD5, HWCAP_SHA1,
HWCAP_SHA256, HWCAP_SHA512, HWCAP_MPMUL, HWCAP_MONT, HWCAP_PAUSE,
HWCAP_CBCOND, HWCAP_CRC32): New defines.
opcodes/
* sparc-opc.c (sparc_opcodes): Rework table to put HWCAP values
into new struct sparc_opcode 'hwcaps' field instead of 'flags'.
gas/
* config/tc-sparc.c (sparc_arch_table): Rework to use HWCAP_*
masks.
(sparc_md_end): No longer need to translate hwcap_seen values into
ELF hwcap bits, they now match exactly.
(get_hwcap_name): Use HWCAP_* and handle new values.
(sparc_ip): Fetch hwcaps from insn->hwcaps instead of insn->flags.
2012-04-27 20:01:35 +02:00
|
|
|
unsigned int hwcaps;
|
1999-05-03 09:29:11 +02:00
|
|
|
short architecture; /* Bitmask of sparc_opcode_arch_val's. */
|
2005-07-01 13:16:33 +02:00
|
|
|
} sparc_opcode;
|
|
|
|
|
1999-05-03 09:29:11 +02:00
|
|
|
/* FIXME: Add F_ANACHRONISTIC flag for v9. */
|
Annotate sparc objects with cpu hardware capabilities used.
bfd/
* elfxx-sparc.c (_bfd_sparc_elf_merge_private_bfd_data): New.
* elfxx-sparc.h: Declare it.
* elf32-sparc.c (elf32_sparc_merge_private_bfd_data): Call it.
* elf64-sparc.c (elf64_sparc_merge_private_bfd_data): Likewise.
binutils/
* readelf.c (display_sparc_hwcaps): New.
(display_sparc_gnu_attribute): New.
(process_sparc_specific): New.
(process_arch_specific): When EM_SPARC, EM_SPARC32PLUS,
or EM_SPARCV9 invoke process_sparc_specific.
gas/
* config/tc-sparc.c (hwcap_seen): New bitmask, defined when
not TE_SOLARIS.
(sparc_ip): When not TE_SOLARIS, accumulate hwcap bits from
sparc_opcode->flags of instruction into hwcap_seen.
(sparc_md_end): Create Tag_GNU_Sparc_HWCAPS attribute if
hwcap_seen is non-zero and not TE_SOLARIS.
gas/testsuite/
* gas/sparc/hpcvis3.s: Update for fixed fchksum16 mnemonic.
* gas/sparc/hpcvis3.d: Likewise.
include/elf/
* sparc.h (Tag_GNU_Sparc_HWCAPS): New object attribute.
(ELF_SPARC_HWCAP_*): New HWCAPS bitmask values.
include/opcode/
* sparc.h (struct sparc_opcode): Expand 'flags' to unsigned int.
(F_MUL32, F_DIV32, F_FSMULD, F_V8PLUS, F_POPC, F_VIS, F_VIS2,
F_ASI_BLK_INIT, F_FMAF, F_VIS3, F_HPC, F_RANDOM, F_TRANS,
F_FJFMAU, F_IMA, F_ASI_CACHE_SPARING): New flag bits.
opcodes/
* sparc-opc.c (sparc_opcodes): Annotate table with HWCAP flag
bits. Fix "fchksm16" mnemonic.
2011-09-21 22:49:16 +02:00
|
|
|
#define F_DELAYED 0x00000001 /* Delayed branch. */
|
|
|
|
#define F_ALIAS 0x00000002 /* Alias for a "real" instruction. */
|
|
|
|
#define F_UNBR 0x00000004 /* Unconditional branch. */
|
|
|
|
#define F_CONDBR 0x00000008 /* Conditional branch. */
|
|
|
|
#define F_JSR 0x00000010 /* Subroutine call. */
|
|
|
|
#define F_FLOAT 0x00000020 /* Floating point instruction (not a branch). */
|
|
|
|
#define F_FBR 0x00000040 /* Floating point branch. */
|
Increase the accuracy of sparc instruction aliases.
Make current with UA2011 specification.
Add an F_PREFERRED opcode flag that indicates a preferred alias
when multiple aliases for the same opcode exists.
For 'lzd':
Add 'lzcnt' as primary instruction, and make 'lzd' an alias.
Add 'ldtw', 'ldtwa', 'sttw', 'sttwa':
The modern opcode for for 'ldd', 'ldda', 'std', and 'stda' on
integer registers. Mark the latter now as aliases.
For 'flush':
Support "[address]" syntax as well as plain "address".
Rework 'mov' aliases for 'wr':
Eliminate bogus three operand moves, and encode the
instructions properly for the "mov REG, %ASR" cases,
specifically we should encode the register in rs2 not rs1 as
per The SPARC V8 Architecture Manual.
Add missing cbcond aliases:
c{w,x}bz, c{w,x}blu, c{w,x}bnz, c{w,x}bgeu
Add 'd' suffix VIS logical ops:
The primary opcode for 'fzero' is now 'fzerod' (compare with
'fzeros'), for example. And thus 'fzero' is now an alias.
Add modern opcodes for condition code setting edge instructions:
They are now edgeN{,l}cc instead of plain edgeN{,l}.
Add modern opcodes for VIS comparisons:
All VIS comparisons now start with prefix "fp", retain the
older variants as aliases.
The signed variants for equal and not-equal have "u" aliases
to show that these comparisons are equally suited for unsigned
compares.
Update existing test cases as needed, and add several new ones.
include/opcode/
* sparc.h (F_PREFERRED): Define.
(F_PREF_ALIAS): Define.
opcodes/
* sparc-dis.c (compare_opcodes): When encountering multiple aliases
of an opcode, prefer the one with F_PREFERRED set.
* sparc-opc.c (sparc_opcodes): Add ldtw, ldtwa, sttw, sttwa,
lzcnt, flush with '[address]' syntax, and missing cbcond pseudo
ops. Make 64-bit VIS logical ops have "d" suffix in their names,
mark existing mnenomics as aliases. Add "cc" suffix to edge
instructions generating condition codes, mark existing mnenomics
as aliases. Add "fp" prefix to VIS compare instructions, mark
existing mnenomics as aliases.
gas/testsuite/
* gas/sparc/cbcond.s: Add tests for new opcode aliases.
* gas/sparc/cbcond.d: Updated.
* gas/sparc/hpcvis3.s: Add tests for new opcode aliases.
* gas/sparc/hpcvis3.d: Updated.
* gas/sparc/v8-movwr-imm.d: Fix expected disassembly.
* gas/sparc/edge.s: New test.
* gas/sparc/edge.d: Expected disassembly.
* gas/sparc/flush.s: New test.
* gas/sparc/flush.d: Expected disassembly.
* gas/sparc/ldd_std.s: New test.
* gas/sparc/ldd_std.d: Expected disassembly.
* gas/sparc/ldtw_sttw.s: New test.
* gas/sparc/ldtw_sttw.d: Expected disassembly.
* gas/sparc/sparc.exp: Run new tests.
2013-04-07 00:22:03 +02:00
|
|
|
#define F_PREFERRED 0x00000080 /* A preferred alias. */
|
|
|
|
|
|
|
|
#define F_PREF_ALIAS (F_ALIAS|F_PREFERRED)
|
Move sparc opcode hwcaps out of sparc_opcode flags field.
include/opcode/
* sparc.h (struct sparc_opcode): New field 'hwcaps'.
F_MUL32, F_DIV32, F_FDMULD, F_V8PLUS, F_POPC, F_VIS, F_VIS2,
F_ASI_BLK_INIT, F_FMAF, F_VIS3, F_HPC, F_RANDOM, F_TRANS,
F_FJFMAU, F_IMA, F_ASI_CACHE_SPARING, F_HWCAP_MASK): Delete.
(HWCAP_MUL32, HWCAP_DIV32, HWCAP_FSMULD, HWCAP_V8PLUS, HWCAP_POPC,
HWCAP_VIS, HWCAP_VIS2, HWCAP_ASI_BLK_INIT, HWCAP_FMAF,
HWCAP_VIS3, HWCAP_HPC, HWCAP_RANDOM, HWCAP_TRANS, HWCAP_FJFMAU,
HWCAP_IMA, HWCAP_ASI_CACHE_SPARING, HWCAP_AES, HWCAP_DES,
HWCAP_KASUMI, HWCAP_CAMELLIA, HWCAP_MD5, HWCAP_SHA1,
HWCAP_SHA256, HWCAP_SHA512, HWCAP_MPMUL, HWCAP_MONT, HWCAP_PAUSE,
HWCAP_CBCOND, HWCAP_CRC32): New defines.
opcodes/
* sparc-opc.c (sparc_opcodes): Rework table to put HWCAP values
into new struct sparc_opcode 'hwcaps' field instead of 'flags'.
gas/
* config/tc-sparc.c (sparc_arch_table): Rework to use HWCAP_*
masks.
(sparc_md_end): No longer need to translate hwcap_seen values into
ELF hwcap bits, they now match exactly.
(get_hwcap_name): Use HWCAP_* and handle new values.
(sparc_ip): Fetch hwcaps from insn->hwcaps instead of insn->flags.
2012-04-27 20:01:35 +02:00
|
|
|
|
|
|
|
/* These must match the HWCAP_* values precisely. */
|
|
|
|
#define HWCAP_MUL32 0x00000001 /* umul/umulcc/smul/smulcc insns */
|
|
|
|
#define HWCAP_DIV32 0x00000002 /* udiv/udivcc/sdiv/sdivcc insns */
|
|
|
|
#define HWCAP_FSMULD 0x00000004 /* 'fsmuld' insn */
|
|
|
|
#define HWCAP_V8PLUS 0x00000008 /* v9 insns available to 32bit */
|
|
|
|
#define HWCAP_POPC 0x00000010 /* 'popc' insn */
|
|
|
|
#define HWCAP_VIS 0x00000020 /* VIS insns */
|
|
|
|
#define HWCAP_VIS2 0x00000040 /* VIS2 insns */
|
|
|
|
#define HWCAP_ASI_BLK_INIT \
|
|
|
|
0x00000080 /* block init ASIs */
|
|
|
|
#define HWCAP_FMAF 0x00000100 /* fused multiply-add */
|
|
|
|
#define HWCAP_VIS3 0x00000400 /* VIS3 insns */
|
|
|
|
#define HWCAP_HPC 0x00000800 /* HPC insns */
|
|
|
|
#define HWCAP_RANDOM 0x00001000 /* 'random' insn */
|
|
|
|
#define HWCAP_TRANS 0x00002000 /* transaction insns */
|
|
|
|
#define HWCAP_FJFMAU 0x00004000 /* unfused multiply-add */
|
|
|
|
#define HWCAP_IMA 0x00008000 /* integer multiply-add */
|
|
|
|
#define HWCAP_ASI_CACHE_SPARING \
|
|
|
|
0x00010000 /* cache sparing ASIs */
|
|
|
|
#define HWCAP_AES 0x00020000 /* AES crypto insns */
|
|
|
|
#define HWCAP_DES 0x00040000 /* DES crypto insns */
|
|
|
|
#define HWCAP_KASUMI 0x00080000 /* KASUMI crypto insns */
|
|
|
|
#define HWCAP_CAMELLIA 0x00100000 /* CAMELLIA crypto insns */
|
|
|
|
#define HWCAP_MD5 0x00200000 /* MD5 hashing insns */
|
|
|
|
#define HWCAP_SHA1 0x00400000 /* SHA1 hashing insns */
|
|
|
|
#define HWCAP_SHA256 0x00800000 /* SHA256 hashing insns */
|
|
|
|
#define HWCAP_SHA512 0x01000000 /* SHA512 hashing insns */
|
|
|
|
#define HWCAP_MPMUL 0x02000000 /* Multiple Precision Multiply */
|
|
|
|
#define HWCAP_MONT 0x04000000 /* Montgomery Mult/Sqrt */
|
|
|
|
#define HWCAP_PAUSE 0x08000000 /* Pause insn */
|
|
|
|
#define HWCAP_CBCOND 0x10000000 /* Compare and Branch insns */
|
|
|
|
#define HWCAP_CRC32C 0x20000000 /* CRC32C insn */
|
1999-05-03 09:29:11 +02:00
|
|
|
|
2005-07-01 13:16:33 +02:00
|
|
|
/* All sparc opcodes are 32 bits, except for the `set' instruction (really a
|
|
|
|
macro), which is 64 bits. It is handled as a special case.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
2005-07-01 13:16:33 +02:00
|
|
|
The match component is a mask saying which bits must match a particular
|
|
|
|
opcode in order for an instruction to be an instance of that opcode.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
2005-07-01 13:16:33 +02:00
|
|
|
The args component is a string containing one character for each operand of the
|
|
|
|
instruction.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
2005-07-01 13:16:33 +02:00
|
|
|
Kinds of operands:
|
1999-05-03 09:29:11 +02:00
|
|
|
# Number used by optimizer. It is ignored.
|
|
|
|
1 rs1 register.
|
|
|
|
2 rs2 register.
|
|
|
|
d rd register.
|
|
|
|
e frs1 floating point register.
|
|
|
|
v frs1 floating point register (double/even).
|
|
|
|
V frs1 floating point register (quad/multiple of 4).
|
|
|
|
f frs2 floating point register.
|
|
|
|
B frs2 floating point register (double/even).
|
|
|
|
R frs2 floating point register (quad/multiple of 4).
|
2011-08-05 18:52:50 +02:00
|
|
|
4 frs3 floating point register.
|
|
|
|
5 frs3 floating point register (doube/even).
|
1999-05-03 09:29:11 +02:00
|
|
|
g frsd floating point register.
|
|
|
|
H frsd floating point register (double/even).
|
|
|
|
J frsd floating point register (quad/multiple of 4).
|
|
|
|
b crs1 coprocessor register
|
|
|
|
c crs2 coprocessor register
|
|
|
|
D crsd coprocessor register
|
|
|
|
m alternate space register (asr) in rd
|
|
|
|
M alternate space register (asr) in rs1
|
|
|
|
h 22 high bits.
|
|
|
|
X 5 bit unsigned immediate
|
|
|
|
Y 6 bit unsigned immediate
|
2000-10-20 12:38:47 +02:00
|
|
|
3 SIAM mode (3 bits). (v9b)
|
1999-05-03 09:29:11 +02:00
|
|
|
K MEMBAR mask (7 bits). (v9)
|
|
|
|
j 10 bit Immediate. (v9)
|
|
|
|
I 11 bit Immediate. (v9)
|
|
|
|
i 13 bit Immediate.
|
|
|
|
n 22 bit immediate.
|
|
|
|
k 2+14 bit PC relative immediate. (v9)
|
|
|
|
G 19 bit PC relative immediate. (v9)
|
|
|
|
l 22 bit PC relative immediate.
|
|
|
|
L 30 bit PC relative immediate.
|
|
|
|
a Annul. The annul bit is set.
|
|
|
|
A Alternate address space. Stored as 8 bits.
|
|
|
|
C Coprocessor state register.
|
|
|
|
F floating point state register.
|
|
|
|
p Processor state register.
|
|
|
|
N Branch predict clear ",pn" (v9)
|
|
|
|
T Branch predict set ",pt" (v9)
|
|
|
|
z %icc. (v9)
|
|
|
|
Z %xcc. (v9)
|
|
|
|
q Floating point queue.
|
|
|
|
r Single register that is both rs1 and rd.
|
|
|
|
O Single register that is both rs2 and rd.
|
|
|
|
Q Coprocessor queue.
|
|
|
|
S Special case.
|
|
|
|
t Trap base register.
|
|
|
|
w Window invalid mask register.
|
|
|
|
y Y register.
|
|
|
|
u sparclet coprocessor registers in rd position
|
|
|
|
U sparclet coprocessor registers in rs1 position
|
|
|
|
E %ccr. (v9)
|
|
|
|
s %fprs. (v9)
|
|
|
|
P %pc. (v9)
|
|
|
|
W %tick. (v9)
|
|
|
|
o %asi. (v9)
|
|
|
|
6 %fcc0. (v9)
|
|
|
|
7 %fcc1. (v9)
|
|
|
|
8 %fcc2. (v9)
|
|
|
|
9 %fcc3. (v9)
|
|
|
|
! Privileged Register in rd (v9)
|
|
|
|
? Privileged Register in rs1 (v9)
|
|
|
|
* Prefetch function constant. (v9)
|
|
|
|
x OPF field (v9 impdep).
|
|
|
|
0 32/64 bit immediate for set or setx (v9) insns
|
|
|
|
_ Ancillary state register in rd (v9a)
|
|
|
|
/ Ancillary state register in rs1 (v9a)
|
2012-04-12 18:26:06 +02:00
|
|
|
( entire floating point state register (%efsr)
|
2012-04-27 20:02:35 +02:00
|
|
|
) 5 bit immediate placed in RS3 field
|
2012-04-12 18:26:06 +02:00
|
|
|
= 2+8 bit PC relative immediate. (v9) */
|
2005-07-01 13:16:33 +02:00
|
|
|
|
|
|
|
#define OP2(x) (((x) & 0x7) << 22) /* Op2 field of format2 insns. */
|
|
|
|
#define OP3(x) (((x) & 0x3f) << 19) /* Op3 field of format3 insns. */
|
|
|
|
#define OP(x) ((unsigned) ((x) & 0x3) << 30) /* Op field of all insns. */
|
|
|
|
#define OPF(x) (((x) & 0x1ff) << 5) /* Opf field of float insns. */
|
|
|
|
#define OPF_LOW5(x) OPF ((x) & 0x1f) /* V9. */
|
2011-08-05 18:52:50 +02:00
|
|
|
#define OPF_LOW4(x) OPF ((x) & 0xf) /* V9. */
|
2005-07-01 13:16:33 +02:00
|
|
|
#define F3F(x, y, z) (OP (x) | OP3 (y) | OPF (z)) /* Format3 float insns. */
|
2012-08-22 01:00:36 +02:00
|
|
|
#define F3F4(x, y, z) (OP (x) | OP3 (y) | OPF_LOW4 (z))
|
2005-07-01 13:16:33 +02:00
|
|
|
#define F3I(x) (((x) & 0x1) << 13) /* Immediate field of format 3 insns. */
|
|
|
|
#define F2(x, y) (OP (x) | OP2(y)) /* Format 2 insns. */
|
|
|
|
#define F3(x, y, z) (OP (x) | OP3(y) | F3I(z)) /* Format3 insns. */
|
|
|
|
#define F1(x) (OP (x))
|
|
|
|
#define DISP30(x) ((x) & 0x3fffffff)
|
|
|
|
#define ASI(x) (((x) & 0xff) << 5) /* Asi field of format3 insns. */
|
|
|
|
#define RS2(x) ((x) & 0x1f) /* Rs2 field. */
|
|
|
|
#define SIMM13(x) ((x) & 0x1fff) /* Simm13 field. */
|
|
|
|
#define RD(x) (((x) & 0x1f) << 25) /* Destination register field. */
|
|
|
|
#define RS1(x) (((x) & 0x1f) << 14) /* Rs1 field. */
|
2011-08-05 18:52:50 +02:00
|
|
|
#define RS3(x) (((x) & 0x1f) << 9) /* Rs3 field. */
|
2005-07-01 13:16:33 +02:00
|
|
|
#define ASI_RS2(x) (SIMM13 (x))
|
|
|
|
#define MEMBAR(x) ((x) & 0x7f)
|
|
|
|
#define SLCPOP(x) (((x) & 0x7f) << 6) /* Sparclet cpop. */
|
|
|
|
|
|
|
|
#define ANNUL (1 << 29)
|
|
|
|
#define BPRED (1 << 19) /* V9. */
|
|
|
|
#define IMMED F3I (1)
|
|
|
|
#define RD_G0 RD (~0)
|
|
|
|
#define RS1_G0 RS1 (~0)
|
|
|
|
#define RS2_G0 RS2 (~0)
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
|
|
extern const struct sparc_opcode sparc_opcodes[];
|
|
|
|
extern const int sparc_num_opcodes;
|
|
|
|
|
2003-08-07 04:25:50 +02:00
|
|
|
extern int sparc_encode_asi (const char *);
|
|
|
|
extern const char *sparc_decode_asi (int);
|
|
|
|
extern int sparc_encode_membar (const char *);
|
|
|
|
extern const char *sparc_decode_membar (int);
|
|
|
|
extern int sparc_encode_prefetch (const char *);
|
|
|
|
extern const char *sparc_decode_prefetch (int);
|
|
|
|
extern int sparc_encode_sparclet_cpreg (const char *);
|
|
|
|
extern const char *sparc_decode_sparclet_cpreg (int);
|
1999-05-03 09:29:11 +02:00
|
|
|
|
2005-07-01 13:16:33 +02:00
|
|
|
/* Local Variables:
|
|
|
|
fill-column: 131
|
|
|
|
comment-column: 0
|
|
|
|
End: */
|
1999-05-03 09:29:11 +02:00
|
|
|
|