2007-11-17 18:14:51 +01:00
|
|
|
#ifndef HW_MIPS_H
|
|
|
|
#define HW_MIPS_H
|
|
|
|
/* Definitions for mips board emulation. */
|
|
|
|
|
|
|
|
/* gt64xxx.c */
|
|
|
|
PCIBus *pci_gt64120_init(qemu_irq *pic);
|
|
|
|
|
|
|
|
/* ds1225y.c */
|
2008-03-13 20:23:00 +01:00
|
|
|
void *ds1225y_init(target_phys_addr_t mem_base, const char *filename);
|
|
|
|
void ds1225y_set_protection(void *opaque, int protection);
|
2007-11-17 18:14:51 +01:00
|
|
|
|
2008-04-07 21:47:14 +02:00
|
|
|
/* g364fb.c */
|
2009-05-13 18:56:25 +02:00
|
|
|
int g364fb_mm_init(target_phys_addr_t vram_base,
|
2009-01-16 22:13:58 +01:00
|
|
|
target_phys_addr_t ctrl_base, int it_shift,
|
|
|
|
qemu_irq irq);
|
2008-04-07 21:47:14 +02:00
|
|
|
|
2007-11-17 18:14:51 +01:00
|
|
|
/* mipsnet.c */
|
|
|
|
void mipsnet_init(int base, qemu_irq irq, NICInfo *nd);
|
|
|
|
|
|
|
|
/* jazz_led.c */
|
2009-01-16 20:04:14 +01:00
|
|
|
extern void jazz_led_init(target_phys_addr_t base);
|
2007-11-17 18:14:51 +01:00
|
|
|
|
|
|
|
/* mips_int.c */
|
|
|
|
extern void cpu_mips_irq_init_cpu(CPUState *env);
|
|
|
|
|
|
|
|
/* mips_timer.c */
|
|
|
|
extern void cpu_mips_clock_init(CPUState *);
|
|
|
|
|
2008-04-07 21:47:14 +02:00
|
|
|
/* rc4030.c */
|
2009-01-01 14:03:36 +01:00
|
|
|
typedef struct rc4030DMAState *rc4030_dma;
|
2009-04-10 23:26:55 +02:00
|
|
|
void rc4030_dma_memory_rw(void *opaque, target_phys_addr_t addr, uint8_t *buf, int len, int is_write);
|
|
|
|
void rc4030_dma_read(void *dma, uint8_t *buf, int len);
|
|
|
|
void rc4030_dma_write(void *dma, uint8_t *buf, int len);
|
|
|
|
|
|
|
|
void *rc4030_init(qemu_irq timer, qemu_irq jazz_bus,
|
|
|
|
qemu_irq **irqs, rc4030_dma **dmas);
|
2008-04-07 21:47:14 +02:00
|
|
|
|
2009-04-15 16:57:54 +02:00
|
|
|
/* dp8393x.c */
|
|
|
|
void dp83932_init(NICInfo *nd, target_phys_addr_t base, int it_shift,
|
|
|
|
qemu_irq irq, void* mem_opaque,
|
|
|
|
void (*memory_rw)(void *opaque, target_phys_addr_t addr, uint8_t *buf, int len, int is_write));
|
|
|
|
|
2007-11-17 18:14:51 +01:00
|
|
|
#endif
|