2012-07-02 15:03:20 +02:00
|
|
|
#ifndef PPCE500_H
|
|
|
|
#define PPCE500_H
|
|
|
|
|
2013-08-16 13:13:49 +02:00
|
|
|
#include "hw/boards.h"
|
|
|
|
|
2018-04-18 16:28:02 +02:00
|
|
|
typedef struct PPCE500MachineState {
|
|
|
|
/*< private >*/
|
|
|
|
MachineState parent_obj;
|
|
|
|
|
|
|
|
} PPCE500MachineState;
|
|
|
|
|
|
|
|
typedef struct PPCE500MachineClass {
|
|
|
|
/*< private >*/
|
|
|
|
MachineClass parent_class;
|
2012-07-02 15:03:20 +02:00
|
|
|
|
|
|
|
/* required -- must at least add toplevel board compatible */
|
2018-04-18 16:28:02 +02:00
|
|
|
void (*fixup_devtree)(void *fdt);
|
|
|
|
|
|
|
|
int pci_first_slot;
|
|
|
|
int pci_nr_slots;
|
2013-01-21 16:53:55 +01:00
|
|
|
|
|
|
|
int mpic_version;
|
2014-10-01 16:00:49 +02:00
|
|
|
bool has_mpc8xxx_gpio;
|
2014-07-01 16:27:09 +02:00
|
|
|
bool has_platform_bus;
|
|
|
|
hwaddr platform_bus_base;
|
|
|
|
hwaddr platform_bus_size;
|
|
|
|
int platform_bus_first_irq;
|
|
|
|
int platform_bus_num_irqs;
|
2014-11-07 16:50:44 +01:00
|
|
|
hwaddr ccsrbar_base;
|
|
|
|
hwaddr pci_pio_base;
|
2014-11-12 22:44:52 +01:00
|
|
|
hwaddr pci_mmio_base;
|
|
|
|
hwaddr pci_mmio_bus_base;
|
2014-11-07 16:50:44 +01:00
|
|
|
hwaddr spin_base;
|
2018-04-18 16:28:02 +02:00
|
|
|
} PPCE500MachineClass;
|
2012-07-02 15:03:20 +02:00
|
|
|
|
2018-04-18 16:28:02 +02:00
|
|
|
void ppce500_init(MachineState *machine);
|
2012-07-02 15:03:20 +02:00
|
|
|
|
2016-06-28 15:50:05 +02:00
|
|
|
hwaddr booke206_page_size_to_tlb(uint64_t size);
|
|
|
|
|
2018-04-18 16:28:02 +02:00
|
|
|
#define TYPE_PPCE500_MACHINE "ppce500-base-machine"
|
|
|
|
#define PPCE500_MACHINE(obj) \
|
|
|
|
OBJECT_CHECK(PPCE500MachineState, (obj), TYPE_PPCE500_MACHINE)
|
|
|
|
#define PPCE500_MACHINE_GET_CLASS(obj) \
|
|
|
|
OBJECT_GET_CLASS(PPCE500MachineClass, obj, TYPE_PPCE500_MACHINE)
|
|
|
|
#define PPCE500_MACHINE_CLASS(klass) \
|
|
|
|
OBJECT_CLASS_CHECK(PPCE500MachineClass, klass, TYPE_PPCE500_MACHINE)
|
|
|
|
|
2012-07-02 15:03:20 +02:00
|
|
|
#endif
|