2013-04-17 16:09:49 +02:00
|
|
|
|
2013-04-17 Wei-chen Wang <cole945@gmail.com>
|
|
|
|
|
|
|
|
|
|
PR binutils/15369
|
|
|
|
|
* cgen-dis.c (hash_insn_array): Use CGEN_CPU_INSN_ENDIAN instead
|
|
|
|
|
of CGEN_CPU_ENDIAN.
|
|
|
|
|
(hash_insns_list): Likewise.
|
|
|
|
|
|
2013-04-10 21:16:45 +02:00
|
|
|
|
2013-04-10 Jan Kratochvil <jan.kratochvil@redhat.com>
|
|
|
|
|
|
|
|
|
|
* rl78-dis.c (print_insn_rl78): Use alternative form as a GCC false
|
|
|
|
|
warning workaround.
|
|
|
|
|
|
2013-04-08 17:48:38 +02:00
|
|
|
|
2013-04-08 Jan Beulich <jbeulich@suse.com>
|
|
|
|
|
|
|
|
|
|
* i386-opc.tbl: Fold 64-bit and non-64-bit jecxz entries.
|
|
|
|
|
* i386-tbl.h: Re-generate.
|
|
|
|
|
|
Increase the accuracy of sparc instruction aliases.
Make current with UA2011 specification.
Add an F_PREFERRED opcode flag that indicates a preferred alias
when multiple aliases for the same opcode exists.
For 'lzd':
Add 'lzcnt' as primary instruction, and make 'lzd' an alias.
Add 'ldtw', 'ldtwa', 'sttw', 'sttwa':
The modern opcode for for 'ldd', 'ldda', 'std', and 'stda' on
integer registers. Mark the latter now as aliases.
For 'flush':
Support "[address]" syntax as well as plain "address".
Rework 'mov' aliases for 'wr':
Eliminate bogus three operand moves, and encode the
instructions properly for the "mov REG, %ASR" cases,
specifically we should encode the register in rs2 not rs1 as
per The SPARC V8 Architecture Manual.
Add missing cbcond aliases:
c{w,x}bz, c{w,x}blu, c{w,x}bnz, c{w,x}bgeu
Add 'd' suffix VIS logical ops:
The primary opcode for 'fzero' is now 'fzerod' (compare with
'fzeros'), for example. And thus 'fzero' is now an alias.
Add modern opcodes for condition code setting edge instructions:
They are now edgeN{,l}cc instead of plain edgeN{,l}.
Add modern opcodes for VIS comparisons:
All VIS comparisons now start with prefix "fp", retain the
older variants as aliases.
The signed variants for equal and not-equal have "u" aliases
to show that these comparisons are equally suited for unsigned
compares.
Update existing test cases as needed, and add several new ones.
include/opcode/
* sparc.h (F_PREFERRED): Define.
(F_PREF_ALIAS): Define.
opcodes/
* sparc-dis.c (compare_opcodes): When encountering multiple aliases
of an opcode, prefer the one with F_PREFERRED set.
* sparc-opc.c (sparc_opcodes): Add ldtw, ldtwa, sttw, sttwa,
lzcnt, flush with '[address]' syntax, and missing cbcond pseudo
ops. Make 64-bit VIS logical ops have "d" suffix in their names,
mark existing mnenomics as aliases. Add "cc" suffix to edge
instructions generating condition codes, mark existing mnenomics
as aliases. Add "fp" prefix to VIS compare instructions, mark
existing mnenomics as aliases.
gas/testsuite/
* gas/sparc/cbcond.s: Add tests for new opcode aliases.
* gas/sparc/cbcond.d: Updated.
* gas/sparc/hpcvis3.s: Add tests for new opcode aliases.
* gas/sparc/hpcvis3.d: Updated.
* gas/sparc/v8-movwr-imm.d: Fix expected disassembly.
* gas/sparc/edge.s: New test.
* gas/sparc/edge.d: Expected disassembly.
* gas/sparc/flush.s: New test.
* gas/sparc/flush.d: Expected disassembly.
* gas/sparc/ldd_std.s: New test.
* gas/sparc/ldd_std.d: Expected disassembly.
* gas/sparc/ldtw_sttw.s: New test.
* gas/sparc/ldtw_sttw.d: Expected disassembly.
* gas/sparc/sparc.exp: Run new tests.
2013-04-07 00:22:03 +02:00
|
|
|
|
2013-04-06 David S. Miller <davem@davemloft.net>
|
|
|
|
|
|
|
|
|
|
* sparc-dis.c (compare_opcodes): When encountering multiple aliases
|
|
|
|
|
of an opcode, prefer the one with F_PREFERRED set.
|
|
|
|
|
* sparc-opc.c (sparc_opcodes): Add ldtw, ldtwa, sttw, sttwa,
|
|
|
|
|
lzcnt, flush with '[address]' syntax, and missing cbcond pseudo
|
|
|
|
|
ops. Make 64-bit VIS logical ops have "d" suffix in their names,
|
|
|
|
|
mark existing mnenomics as aliases. Add "cc" suffix to edge
|
|
|
|
|
instructions generating condition codes, mark existing mnenomics
|
|
|
|
|
as aliases. Add "fp" prefix to VIS compare instructions, mark
|
|
|
|
|
existing mnenomics as aliases.
|
|
|
|
|
|
2013-04-03 16:42:10 +02:00
|
|
|
|
2013-04-03 Nick Clifton <nickc@redhat.com>
|
|
|
|
|
|
|
|
|
|
* v850-dis.c (print_value): With V850_INVERSE_PCREL compute the
|
|
|
|
|
destination address by subtracting the operand from the current
|
|
|
|
|
address.
|
|
|
|
|
* v850-opc.c (insert_u16_loop): Disallow negative offsets. Store
|
|
|
|
|
a positive value in the insn.
|
|
|
|
|
(extract_u16_loop): Do not negate the returned value.
|
|
|
|
|
(D16_LOOP): Add V850_INVERSE_PCREL flag.
|
|
|
|
|
|
|
|
|
|
(ceilf.sw): Remove duplicate entry.
|
|
|
|
|
(cvtf.hs): New entry.
|
|
|
|
|
(cvtf.sh): Likewise.
|
|
|
|
|
(fmaf.s): Likewise.
|
|
|
|
|
(fmsf.s): Likewise.
|
|
|
|
|
(fnmaf.s): Likewise.
|
|
|
|
|
(fnmsf.s): Likewise.
|
|
|
|
|
(maddf.s): Restrict to E3V5 architectures.
|
|
|
|
|
(msubf.s): Likewise.
|
|
|
|
|
(nmaddf.s): Likewise.
|
|
|
|
|
(nmsubf.s): Likewise.
|
|
|
|
|
|
2013-03-27 19:49:10 +01:00
|
|
|
|
2013-03-27 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
* i386-dis.c (get_sib): Add the sizeflag argument. Properly
|
|
|
|
|
check address mode.
|
|
|
|
|
(print_insn): Pass sizeflag to get_sib.
|
|
|
|
|
|
2013-03-27 12:43:37 +01:00
|
|
|
|
2013-03-27 Alexis Deruelle <alexis.deruelle@gmail.com>
|
|
|
|
|
|
|
|
|
|
PR binutils/15068
|
|
|
|
|
* tic6x-dis.c: Add support for displaying 16-bit insns.
|
|
|
|
|
|
2013-03-20 17:36:34 +01:00
|
|
|
|
2013-03-20 Alexis Deruelle <alexis.deruelle@gmail.com>
|
|
|
|
|
|
|
|
|
|
PR gas/15095
|
|
|
|
|
* tic6x-dis.c (print_insn_tic6x): Decode opcodes that have
|
|
|
|
|
individual msb and lsb halves in src1 & src2 fields. Discard the
|
|
|
|
|
src1 (lsb) value and only use src2 (msb), discarding bit 0, to
|
|
|
|
|
follow what Ti SDK does in that case as any value in the src1
|
|
|
|
|
field yields the same output with SDK disassembler.
|
|
|
|
|
|
2013-03-12 16:19:23 +01:00
|
|
|
|
2013-03-12 Michael Eager <eager@eagercon.com>
|
|
|
|
|
|
2013-03-20 17:36:34 +01:00
|
|
|
|
* opcodes/mips-dis.c (print_insn_args): Modify def of reg.
|
2013-03-12 16:19:23 +01:00
|
|
|
|
|
2013-03-12 03:41:26 +01:00
|
|
|
|
2013-03-11 Sebastian Huber <sebastian.huber@embedded-brains.de>
|
|
|
|
|
|
|
|
|
|
* nios2-opc.c (nios2_builtin_opcodes): Add entry for wrprs.
|
|
|
|
|
|
2013-03-12 03:20:08 +01:00
|
|
|
|
2013-03-11 Sebastian Huber <sebastian.huber@embedded-brains.de>
|
|
|
|
|
|
|
|
|
|
* nios2-opc.c (nios2_builtin_opcodes): Add entry for rdprs.
|
|
|
|
|
|
2013-03-12 02:41:41 +01:00
|
|
|
|
2013-03-11 Sebastian Huber <sebastian.huber@embedded-brains.de>
|
|
|
|
|
|
|
|
|
|
* nios2-opc.c (nios2_builtin_regs): Add sstatus alias for ba register.
|
|
|
|
|
|
2013-03-11 12:09:33 +01:00
|
|
|
|
2013-03-11 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
|
|
|
|
|
|
|
|
|
|
* arm-dis.c (arm_opcodes): Add entries for CRC instructions.
|
|
|
|
|
(thumb32_opcodes): Likewise.
|
|
|
|
|
(print_insn_thumb32): Handle 'S' control char.
|
|
|
|
|
|
2013-03-08 18:25:12 +01:00
|
|
|
|
2013-03-08 Yann Sionneau <yann.sionneau@gmail.com>
|
|
|
|
|
|
|
|
|
|
* lm32-desc.c: Regenerate.
|
|
|
|
|
|
2013-03-02 02:57:48 +01:00
|
|
|
|
2013-03-01 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
* i386-reg.tbl (riz): Add RegRex64.
|
|
|
|
|
* i386-tbl.h: Regenerated.
|
|
|
|
|
|
2013-02-28 20:18:40 +01:00
|
|
|
|
2013-02-28 Yufeng Zhang <yufeng.zhang@arm.com>
|
|
|
|
|
|
|
|
|
|
* aarch64-tbl.h (QL_I3SAMEW, QL_I3WWX): New macros.
|
|
|
|
|
(aarch64_feature_crc): New static.
|
|
|
|
|
(CRC): New macro.
|
|
|
|
|
(aarch64_opcode_table): Add entries for the crc32b, crc32h, crc32w,
|
|
|
|
|
crc32x, crc32cb, crc32ch, crc32cw and crc32cx instructions.
|
|
|
|
|
* aarch64-asm-2.c: Re-generate.
|
|
|
|
|
* aarch64-dis-2.c: Ditto.
|
|
|
|
|
* aarch64-opc-2.c: Ditto.
|
|
|
|
|
|
2013-02-27 04:00:44 +01:00
|
|
|
|
2013-02-27 Alan Modra <amodra@gmail.com>
|
|
|
|
|
|
|
|
|
|
* rl78-decode.opc (rl78_decode_opcode): Fix typo.
|
|
|
|
|
* rl78-decode.c: Regenerate.
|
|
|
|
|
|
2013-02-25 19:41:06 +01:00
|
|
|
|
2013-02-25 Kaushik Phatak <Kaushik.Phatak@kpitcummins.com>
|
|
|
|
|
|
|
|
|
|
* rl78-decode.opc: Fix encoding of DIVWU insn.
|
|
|
|
|
* rl78-decode.c: Regenerate.
|
|
|
|
|
|
2013-02-19 20:10:31 +01:00
|
|
|
|
2013-02-19 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
PR gas/15159
|
|
|
|
|
* i386-dis.c (rm_table): Add clac and stac to RM_0F01_REG_1.
|
|
|
|
|
|
|
|
|
|
* i386-gen.c (cpu_flag_init): Add CPU_SMAP_FLAGS.
|
|
|
|
|
(cpu_flags): Add CpuSMAP.
|
|
|
|
|
|
|
|
|
|
* i386-opc.h (CpuSMAP): New.
|
|
|
|
|
(i386_cpu_flags): Add cpusmap.
|
|
|
|
|
|
|
|
|
|
* i386-opc.tbl: Add clac and stac.
|
|
|
|
|
|
|
|
|
|
* i386-init.h: Regenerated.
|
|
|
|
|
* i386-tbl.h: Likewise.
|
|
|
|
|
|
2013-02-15 15:54:28 +01:00
|
|
|
|
2013-02-15 Markos Chandras <markos.chandras@imgtec.com>
|
|
|
|
|
|
|
|
|
|
* metag-dis.c: Initialize outf->bytes_per_chunk to 4
|
|
|
|
|
which also makes the disassembler output be in little
|
|
|
|
|
endian like it should be.
|
|
|
|
|
|
2013-02-14 19:12:51 +01:00
|
|
|
|
2013-02-14 Yufeng Zhang <yufeng.zhang@arm.com>
|
|
|
|
|
|
|
|
|
|
* aarch64-opc.c (aarch64_prfops): Change unnamed operation 'name'
|
|
|
|
|
fields to NULL.
|
|
|
|
|
(aarch64_print_operand): Adjust the printing for AARCH64_OPND_PRFOP.
|
|
|
|
|
|
2013-02-13 20:36:10 +01:00
|
|
|
|
2013-02-13 Maciej W. Rozycki <macro@codesourcery.com>
|
2013-02-13 18:09:09 +01:00
|
|
|
|
|
|
|
|
|
* mips-dis.c (is_compressed_mode_p): Only match symbols from the
|
|
|
|
|
section disassembled.
|
|
|
|
|
|
2013-02-11 11:15:52 +01:00
|
|
|
|
2013-02-11 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
|
|
|
|
|
|
|
|
|
|
* arm-dis.c: Update strht pattern.
|
|
|
|
|
|
gas/
2013-02-09 Jürgen Urban <JuergenUrban@gmx.de>
* config/tc-mips.c (CPU_HAS_LDC1_SDC1): New macro.
(macro): Use it. Assert that trunc.w.s is not used for r5900.
opcodes/
2013-02-09 Jürgen Urban <JuergenUrban@gmx.de>
* mips-opc.c (mips_builtin_opcodes): Enable l.d and s.d macros for
single-float. Disable ll, lld, sc and scd for EE. Disable the
trunc.w.s macro for EE.
gas/testsuite/
2013-02-09 Jürgen Urban <JuergenUrban@gmx.de>
* gas/mips/24k-triple-stores-2.d, gas/mips/24k-triple-stores-2.s,
gas/mips/micromips@24k-triple-stores-2.d: Move "sc" tests to...
* gas/mips/24k-triple-stores-2-llsc.d,
gas/mips/24k-triple-stores-2-llsc.s,
gas/mips/micromips@24k-triple-stores-2-llsc.d: ...these new tests.
* gas/mips/r5900-full.d, gas/mips/r5900-full.s: Verify that the
MIPS ISA level can be upgraded to support ll, sc, lld and scd.
* gas/mips/l_d-single.d, gas/mips/s_d-single.d,
gas/mips/r5900-nollsc.l, gas/mips/r5900-nollsc.s: New tests.
* gas/mips/mips.exp: Update accordingly. Add "nollsc" to r5900
properties.
2013-02-09 11:24:20 +01:00
|
|
|
|
2013-02-09 Jürgen Urban <JuergenUrban@gmx.de>
|
|
|
|
|
|
|
|
|
|
* mips-opc.c (mips_builtin_opcodes): Enable l.d and s.d macros for
|
|
|
|
|
single-float. Disable ll, lld, sc and scd for EE. Disable the
|
|
|
|
|
trunc.w.s macro for EE.
|
|
|
|
|
|
2013-02-07 00:22:26 +01:00
|
|
|
|
2013-02-06 Sandra Loosemore <sandra@codesourcery.com>
|
|
|
|
|
Andrew Jenner <andrew@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
Based on patches from Altera Corporation.
|
|
|
|
|
|
|
|
|
|
* Makefile.am (TARGET_LIBOPCODES_CFILES): Add nios2-dis.c and
|
|
|
|
|
nios2-opc.c.
|
|
|
|
|
* Makefile.in: Regenerated.
|
|
|
|
|
* configure.in: Add case for bfd_nios2_arch.
|
|
|
|
|
* configure: Regenerated.
|
|
|
|
|
* disassemble.c (ARCH_nios2): Define.
|
|
|
|
|
(disassembler): Add case for bfd_arch_nios2.
|
|
|
|
|
* nios2-dis.c: New file.
|
|
|
|
|
* nios2-opc.c: New file.
|
|
|
|
|
|
2013-02-04 07:04:33 +01:00
|
|
|
|
2013-02-04 Alan Modra <amodra@gmail.com>
|
|
|
|
|
|
|
|
|
|
* po/POTFILES.in: Regenerate.
|
|
|
|
|
* rl78-decode.c: Regenerate.
|
|
|
|
|
* rx-decode.c: Regenerate.
|
|
|
|
|
|
include/opcode/
2013-01-30 Yufeng Zhang <yufeng.zhang@arm.com>
* aarch64.h (aarch64_op): Add OP_SXTL, OP_SXTL2, OP_UXTL and OP_UXTL2.
opcodes/
2013-01-30 Yufeng Zhang <yufeng.zhang@arm.com>
* aarch64-tbl.h (aarch64_opcode_table): Flag sshll, sshll2, ushll and
ushll2 with F_HAS_ALIAS. Add entries for sxtl, sxtl2, uxtl and uxtl2.
* aarch64-asm.c (convert_xtl_to_shll): New function.
(convert_to_real): Handle OP_SXTL, OP_SXTL2, OP_UXTL and OP_UXTL2 by
calling convert_xtl_to_shll.
* aarch64-dis.c (convert_shll_to_xtl): New function.
(convert_to_alias): Handle OP_SXTL, OP_SXTL2, OP_UXTL and OP_UXTL2 by
calling convert_shll_to_xtl.
* aarch64-gen.c: Update copyright year.
* aarch64-asm-2.c: Re-generate.
* aarch64-dis-2.c: Re-generate.
* aarch64-opc-2.c: Re-generate.
gas/testsuite/
2013-01-30 Yufeng Zhang <yufeng.zhang@arm.com>
* gas/aarch64/alias.s: Add new tests.
* gas/aarch64/alias.d: Update.
* gas/aarch64/no-aliases.d: Update.
2013-01-30 16:43:32 +01:00
|
|
|
|
2013-01-30 Yufeng Zhang <yufeng.zhang@arm.com>
|
|
|
|
|
|
|
|
|
|
* aarch64-tbl.h (aarch64_opcode_table): Flag sshll, sshll2, ushll and
|
|
|
|
|
ushll2 with F_HAS_ALIAS. Add entries for sxtl, sxtl2, uxtl and uxtl2.
|
|
|
|
|
* aarch64-asm.c (convert_xtl_to_shll): New function.
|
|
|
|
|
(convert_to_real): Handle OP_SXTL, OP_SXTL2, OP_UXTL and OP_UXTL2 by
|
|
|
|
|
calling convert_xtl_to_shll.
|
|
|
|
|
* aarch64-dis.c (convert_shll_to_xtl): New function.
|
|
|
|
|
(convert_to_alias): Handle OP_SXTL, OP_SXTL2, OP_UXTL and OP_UXTL2 by
|
|
|
|
|
calling convert_shll_to_xtl.
|
|
|
|
|
* aarch64-gen.c: Update copyright year.
|
|
|
|
|
* aarch64-asm-2.c: Re-generate.
|
|
|
|
|
* aarch64-dis-2.c: Re-generate.
|
|
|
|
|
* aarch64-opc-2.c: Re-generate.
|
|
|
|
|
|
2013-01-24 12:14:05 +01:00
|
|
|
|
2013-01-24 Nick Clifton <nickc@redhat.com>
|
|
|
|
|
|
|
|
|
|
* v850-dis.c: Add support for e3v5 architecture.
|
|
|
|
|
* v850-opc.c: Likewise.
|
|
|
|
|
|
2013-01-17 17:09:44 +01:00
|
|
|
|
2013-01-17 Yufeng Zhang <yufeng.zhang@arm.com>
|
|
|
|
|
|
|
|
|
|
* aarch64-asm.c (aarch64_ins_advsimd_imm_modified): Handle 8-bit MOVI.
|
|
|
|
|
* aarch64-dis.c (aarch64_ext_advsimd_imm_modified): Likewise.
|
|
|
|
|
* aarch64-opc.c (operand_general_constraint_met_p): For
|
2013-01-24 12:14:05 +01:00
|
|
|
|
AARCH64_MOD_LSL, move the range check on the shift amount before the
|
2013-01-17 17:09:44 +01:00
|
|
|
|
alignment check; change to call set_sft_amount_out_of_range_error
|
|
|
|
|
instead of set_imm_out_of_range_error.
|
|
|
|
|
* aarch64-tbl.h (QL_SIMD_IMM_B): Replace NIL with LSL.
|
|
|
|
|
(aarch64_opcode_table): Remove the OP enumerator from the asimdimm
|
|
|
|
|
8-bit MOVI entry; change the 2nd operand from SIMD_IMM to
|
|
|
|
|
SIMD_IMM_SFT.
|
|
|
|
|
|
2013-01-16 23:11:05 +01:00
|
|
|
|
2013-01-16 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
* i386-gen.c (operand_type_init): Add OPERAND_TYPE_IMM32_64.
|
|
|
|
|
|
|
|
|
|
* i386-init.h: Regenerated.
|
|
|
|
|
* i386-tbl.h: Likewise.
|
|
|
|
|
|
2013-01-15 09:45:45 +01:00
|
|
|
|
2013-01-15 Nick Clifton <nickc@redhat.com>
|
|
|
|
|
|
|
|
|
|
* v850-dis.c (get_operand_value): Sign extend V850E_IMMEDIATE
|
|
|
|
|
values.
|
|
|
|
|
* v850-opc.c (IMM16LO): Add V850_OPERAND_SIGNED attribute.
|
|
|
|
|
|
2013-01-14 12:22:06 +01:00
|
|
|
|
2013-01-14 Will Newton <will.newton@imgtec.com>
|
|
|
|
|
|
|
|
|
|
* metag-dis.c (REG_WIDTH): Increase to 64.
|
|
|
|
|
|
include/opcode/
* ppc.h (PPC_OPCODE_POWER8): New define.
(PPC_OPCODE_HTM): Likewise.
opcodes/
* ppc-dis.c (ppc_opts): Add "power8", "pwr8" and "htm" entries.
* ppc-opc.c (HTM_R, HTM_SI, XRTRB_MASK, XRTRARB_MASK, XRTLRARB_MASK,
XRTARARB_MASK, XRTBFRARB_MASK, XRCL, POWER8, PPCHTM): New defines.
(SH6): Update.
<"tabort.", "tabortdc.", "tabortdci.", "tabortwc.",
"tabortwci.", "tbegin.", "tcheck", "tend.", "trechkpt.",
"treclaim.", "tsr.">: Add POWER8 HTM opcodes.
<"tendall.", "tresume.", "tsuspend.">: Add POWER8 HTM extended opcodes.
gas/
* doc/as.texinfo (Target PowerPC): Document -mpower8 and -mhtm.
* doc/c-ppc.texi (PowerPC-Opts): Likewise.
* config/tc-ppc.c (md_show_usage): Likewise.
(ppc_handle_align): Handle power8's group ending nop.
gas/testsuite/
* gas/ppc/htm.d: New test.
* gas/ppc/htm.s: Likewise.
* gas/ppc/power8.d: Likewise.
* gas/ppc/power8.s: Likewise.
* gas/ppc/ppc.exp: Run them.
2013-01-11 03:25:36 +01:00
|
|
|
|
2013-01-10 Peter Bergner <bergner@vnet.ibm.com>
|
|
|
|
|
|
|
|
|
|
* ppc-dis.c (ppc_opts): Add "power8", "pwr8" and "htm" entries.
|
|
|
|
|
* ppc-opc.c (HTM_R, HTM_SI, XRTRB_MASK, XRTRARB_MASK, XRTLRARB_MASK,
|
|
|
|
|
XRTARARB_MASK, XRTBFRARB_MASK, XRCL, POWER8, PPCHTM): New defines.
|
|
|
|
|
(SH6): Update.
|
|
|
|
|
<"tabort.", "tabortdc.", "tabortdci.", "tabortwc.",
|
|
|
|
|
"tabortwci.", "tbegin.", "tcheck", "tend.", "trechkpt.",
|
|
|
|
|
"treclaim.", "tsr.">: Add POWER8 HTM opcodes.
|
|
|
|
|
<"tendall.", "tresume.", "tsuspend.">: Add POWER8 HTM extended opcodes.
|
|
|
|
|
|
2013-01-10 10:49:22 +01:00
|
|
|
|
2013-01-10 Will Newton <will.newton@imgtec.com>
|
|
|
|
|
|
|
|
|
|
* Makefile.am: Add Meta.
|
|
|
|
|
* configure.in: Add Meta.
|
|
|
|
|
* disassemble.c: Add Meta support.
|
|
|
|
|
* metag-dis.c: New file.
|
|
|
|
|
* Makefile.in: Regenerate.
|
|
|
|
|
* configure: Regenerate.
|
|
|
|
|
|
2013-01-07 16:09:07 +01:00
|
|
|
|
2013-01-07 Kaushik Phatak <kaushik.phatak@kpitcummins.com>
|
|
|
|
|
|
|
|
|
|
* cr16-dis.c (make_instruction): Rename to cr16_make_instruction.
|
|
|
|
|
(match_opcode): Rename to cr16_match_opcode.
|
|
|
|
|
|
2013-01-04 18:22:53 +01:00
|
|
|
|
2013-01-04 Juergen Urban <JuergenUrban@gmx.de>
|
|
|
|
|
|
|
|
|
|
* mips-dis.c: Add names for CP0 registers of r5900.
|
|
|
|
|
* mips-opc.c: Add M_SQ_AB and M_LQ_AB to support larger range for
|
|
|
|
|
instructions sq and lq.
|
|
|
|
|
Add support for MIPS r5900 CPU.
|
|
|
|
|
Add support for 128 bit MMI (Multimedia Instructions).
|
|
|
|
|
Add support for EE instructions (Emotion Engine).
|
|
|
|
|
Disable unsupported floating point instructions (64 bit and
|
|
|
|
|
undefined compare operations).
|
|
|
|
|
Enable instructions of MIPS ISA IV which are supported by r5900.
|
|
|
|
|
Disable 64 bit co processor instructions.
|
|
|
|
|
Disable 64 bit multiplication and division instructions.
|
|
|
|
|
Disable instructions for co-processor 2 and 3, because these are
|
|
|
|
|
not supported (preparation for later VU0 support (Vector Unit)).
|
|
|
|
|
Disable cvt.w.s because this behaves like trunc.w.s and the
|
|
|
|
|
correct execution can't be ensured on r5900.
|
|
|
|
|
Add trunc.w.s using the opcode encoding of cvt.w.s on r5900. This
|
|
|
|
|
will confuse less developers and compilers.
|
|
|
|
|
|
2013-01-04 14:32:06 +01:00
|
|
|
|
2013-01-04 Yufeng Zhang <yufeng.zhang@arm.com>
|
|
|
|
|
|
2013-01-04 15:59:33 +01:00
|
|
|
|
* aarch64-opc.c (aarch64_print_operand): Change to print
|
|
|
|
|
AARCH64_OPND_IMM_MOV in hexadecimal in the instruction and in decimal
|
|
|
|
|
in comment.
|
|
|
|
|
* aarch64-tbl.h (aarch64_opcode_table): Remove the 'F_PSEUDO' flag
|
|
|
|
|
from the opcode entries of OP_MOV_IMM_LOG, OP_MOV_IMM_WIDEN and
|
|
|
|
|
OP_MOV_IMM_WIDE.
|
|
|
|
|
|
|
|
|
|
2013-01-04 Yufeng Zhang <yufeng.zhang@arm.com>
|
|
|
|
|
|
|
|
|
|
* aarch64-opc.c (aarch64_prfops): Update to support PLIL1KEEP,
|
|
|
|
|
PLIL1STRM, PLIL2KEEP, PLIL2STRM, PLIL3KEEP and PLIL3STRM.
|
2013-01-04 14:32:06 +01:00
|
|
|
|
|
2013-01-02 18:15:38 +01:00
|
|
|
|
2013-01-02 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
* i386-gen.c (process_copyright): Update copyright year to 2013.
|
|
|
|
|
|
2013-01-02 14:13:36 +01:00
|
|
|
|
2013-01-02 Kaushik Phatak <kaushik.phatak@kpitcummins.com>
|
2012-12-17 17:56:12 +01:00
|
|
|
|
|
2013-01-02 14:13:36 +01:00
|
|
|
|
* cr16-dis.c (match_opcode,make_instruction): Remove static
|
|
|
|
|
declaration.
|
|
|
|
|
(dwordU,wordU): Moved typedefs to opcode/cr16.h
|
|
|
|
|
(cr16_words,cr16_allWords,cr16_currInsn): Added prefix 'cr16_'.
|
2012-12-17 17:56:12 +01:00
|
|
|
|
|
2013-01-02 14:13:36 +01:00
|
|
|
|
For older changes see ChangeLog-2012
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2013-01-02 14:13:36 +01:00
|
|
|
|
Copyright (C) 2013 Free Software Foundation, Inc.
|
2012-12-10 13:48:03 +01:00
|
|
|
|
|
|
|
|
|
Copying and distribution of this file, with or without modification,
|
|
|
|
|
are permitted in any medium without royalty provided the copyright
|
|
|
|
|
notice and this notice are preserved.
|
|
|
|
|
|
1999-05-03 09:29:11 +02:00
|
|
|
|
Local Variables:
|
2001-01-11 20:01:42 +01:00
|
|
|
|
mode: change-log
|
|
|
|
|
left-margin: 8
|
|
|
|
|
fill-column: 74
|
1999-05-03 09:29:11 +02:00
|
|
|
|
version-control: never
|
|
|
|
|
End:
|