1999-05-03 09:29:11 +02:00
|
|
|
/* Select disassembly routine for specified architecture.
|
2000-02-23 14:52:23 +01:00
|
|
|
Copyright (C) 1994, 95, 96, 97, 98, 99, 2000
|
|
|
|
|
Free Software Foundation, Inc.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
|
the Free Software Foundation; either version 2 of the License, or
|
|
|
|
|
(at your option) any later version.
|
|
|
|
|
|
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
GNU General Public License for more details.
|
|
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
|
|
|
along with this program; if not, write to the Free Software
|
|
|
|
|
Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
|
|
|
|
|
|
2000-04-14 06:16:58 +02:00
|
|
|
#include "sysdep.h"
|
1999-05-03 09:29:11 +02:00
|
|
|
#include "dis-asm.h"
|
|
|
|
|
|
|
|
|
|
#ifdef ARCH_all
|
|
|
|
|
#define ARCH_a29k
|
|
|
|
|
#define ARCH_alpha
|
|
|
|
|
#define ARCH_arc
|
|
|
|
|
#define ARCH_arm
|
2000-03-27 10:39:14 +02:00
|
|
|
#define ARCH_avr
|
2000-07-20 18:46:28 +02:00
|
|
|
#define ARCH_cris
|
1999-05-03 09:29:11 +02:00
|
|
|
#define ARCH_d10v
|
|
|
|
|
#define ARCH_d30v
|
|
|
|
|
#define ARCH_h8300
|
|
|
|
|
#define ARCH_h8500
|
|
|
|
|
#define ARCH_hppa
|
2000-02-23 14:52:23 +01:00
|
|
|
#define ARCH_i370
|
1999-05-03 09:29:11 +02:00
|
|
|
#define ARCH_i386
|
2000-07-22 Jason Eckhardt <jle@cygnus.com>
* include/opcode/i860.h (btne, bte, bla): Changed these opcodes
to use sbroff ('r') instead of split16 ('s').
(J, K, L, M): New operand types for 16-bit aligned fields.
(ld.x, {p}fld.x, fst.x, pst.d): Changed these opcodes to
use I, J, K, L, M instead of just I.
(T, U): New operand types for split 16-bit aligned fields.
(st.x): Changed these opcodes to use S, T, U instead of just S.
(andh, andnoth, orh, xorh): Deleted 3-register forms as they do not
exist on the i860.
(pfgt.sd, pfle.sd): Deleted these as they do not exist on the i860.
(pfeq.ss, pfeq.dd): New opcodes.
(st.s): Fixed incorrect mask bits.
(fmlow): Fixed incorrect mask bits.
(fzchkl, pfzchkl): Fixed incorrect mask bits.
(faddz, pfaddz): Fixed incorrect mask bits.
(form, pform): Fixed incorrect mask bits.
(pfld.l): Fixed incorrect mask bits.
(fst.q): Fixed incorrect mask bits.
(all floating point opcodes): Fixed incorrect mask bits for
handling of dual bit.
* include/elf/i860.h: New file.
(elf_i860_reloc_type): Defined ELF32 i860 relocations.
* bfd/cpu-i860.c: Added comments.
* bfd/elf32-i860.c (TARGET_LITTLE_SYM): Defined to
bfd_elf32_i860_little_vec.
(TARGET_LITTLE_NAME): Defined to "elf32-i860-little".
(ELF_MAXPAGESIZE): Changed to 4096.
* bfd/targets.c (bfd_elf32_i860_little_vec): Declaration of
new target.
(bfd_target_vector): Added bfd_elf32_i860_little_vec.
* bfd/config.bfd (i860-stardent-sysv4*, i860-stardent-elf*): Added
config for little endian elf32 i860.
(targ_defvec): Define for the new config above
as "bfd_elf32_i860_little_vec".
(targ_selvecs): Define for the new config above
as "bfd_elf32_i860_vec bfd_elf32_i860_little_vec"
* bfd/configure.in (bfd_elf32_i860_little_vec): Added recognition
of new target vec.
* bfd/configure: Regenerated.
* opcodes/i860-dis.c: New file.
(print_insn_i860): New function.
(print_br_address): New function.
(sign_extend): New function.
(BITWISE_OP): New macro.
(I860_REG_PREFIX): New macro.
(grnames, frnames, crnames): New structures.
* opcodes/disassemble.c (ARCH_i860): Define.
(disassembler): Add check for bfd_arch_i860 to set disassemble
function to print_insn_i860.
* include/dis-asm.h (print_insn_i860): Add prototype.
* opcodes/Makefile.in (CFILES): Added i860-dis.c.
(ALL_MACHINES): Added i860-dis.lo.
(i860-dis.lo): New dependences.
* opcodes/configure.in: New bits for bfd_i860_arch.
* opcodes/configure: Regenerated.
2000-07-28 23:10:20 +02:00
|
|
|
#define ARCH_i860
|
1999-05-03 09:29:11 +02:00
|
|
|
#define ARCH_i960
|
2000-04-21 22:22:24 +02:00
|
|
|
#define ARCH_ia64
|
1999-05-03 09:29:11 +02:00
|
|
|
#define ARCH_fr30
|
|
|
|
|
#define ARCH_m32r
|
|
|
|
|
#define ARCH_m68k
|
2000-06-19 03:22:44 +02:00
|
|
|
#define ARCH_m68hc11
|
|
|
|
|
#define ARCH_m68hc12
|
1999-05-03 09:29:11 +02:00
|
|
|
#define ARCH_m88k
|
|
|
|
|
#define ARCH_mcore
|
|
|
|
|
#define ARCH_mips
|
|
|
|
|
#define ARCH_mn10200
|
|
|
|
|
#define ARCH_mn10300
|
|
|
|
|
#define ARCH_ns32k
|
1999-09-04 19:14:37 +02:00
|
|
|
#define ARCH_pj
|
1999-05-03 09:29:11 +02:00
|
|
|
#define ARCH_powerpc
|
|
|
|
|
#define ARCH_rs6000
|
|
|
|
|
#define ARCH_sh
|
|
|
|
|
#define ARCH_sparc
|
|
|
|
|
#define ARCH_tic30
|
2000-05-06 19:14:34 +02:00
|
|
|
#define ARCH_tic54x
|
1999-05-03 09:29:11 +02:00
|
|
|
#define ARCH_tic80
|
|
|
|
|
#define ARCH_v850
|
|
|
|
|
#define ARCH_vax
|
|
|
|
|
#define ARCH_w65
|
|
|
|
|
#define ARCH_z8k
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
disassembler_ftype
|
|
|
|
|
disassembler (abfd)
|
|
|
|
|
bfd *abfd;
|
|
|
|
|
{
|
|
|
|
|
enum bfd_architecture a = bfd_get_arch (abfd);
|
|
|
|
|
disassembler_ftype disassemble;
|
|
|
|
|
|
|
|
|
|
switch (a)
|
|
|
|
|
{
|
|
|
|
|
/* If you add a case to this table, also add it to the
|
|
|
|
|
ARCH_all definition right above this function. */
|
|
|
|
|
#ifdef ARCH_a29k
|
|
|
|
|
case bfd_arch_a29k:
|
|
|
|
|
/* As far as I know we only handle big-endian 29k objects. */
|
|
|
|
|
disassemble = print_insn_big_a29k;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_alpha
|
|
|
|
|
case bfd_arch_alpha:
|
|
|
|
|
disassemble = print_insn_alpha;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_arc
|
|
|
|
|
case bfd_arch_arc:
|
|
|
|
|
{
|
|
|
|
|
disassemble = arc_get_disassembler (bfd_get_mach (abfd),
|
|
|
|
|
bfd_big_endian (abfd));
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_arm
|
|
|
|
|
case bfd_arch_arm:
|
|
|
|
|
if (bfd_big_endian (abfd))
|
|
|
|
|
disassemble = print_insn_big_arm;
|
|
|
|
|
else
|
|
|
|
|
disassemble = print_insn_little_arm;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
2000-03-27 10:39:14 +02:00
|
|
|
#ifdef ARCH_avr
|
|
|
|
|
case bfd_arch_avr:
|
|
|
|
|
disassemble = print_insn_avr;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
2000-07-20 18:46:28 +02:00
|
|
|
#ifdef ARCH_cris
|
|
|
|
|
case bfd_arch_cris:
|
2000-09-29 20:17:25 +02:00
|
|
|
disassemble = cris_get_disassembler (abfd);
|
2000-07-20 18:46:28 +02:00
|
|
|
break;
|
|
|
|
|
#endif
|
1999-05-03 09:29:11 +02:00
|
|
|
#ifdef ARCH_d10v
|
|
|
|
|
case bfd_arch_d10v:
|
|
|
|
|
disassemble = print_insn_d10v;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_d30v
|
|
|
|
|
case bfd_arch_d30v:
|
|
|
|
|
disassemble = print_insn_d30v;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_h8300
|
|
|
|
|
case bfd_arch_h8300:
|
|
|
|
|
if (bfd_get_mach(abfd) == bfd_mach_h8300h)
|
|
|
|
|
disassemble = print_insn_h8300h;
|
|
|
|
|
else if (bfd_get_mach(abfd) == bfd_mach_h8300s)
|
|
|
|
|
disassemble = print_insn_h8300s;
|
|
|
|
|
else
|
|
|
|
|
disassemble = print_insn_h8300;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_h8500
|
|
|
|
|
case bfd_arch_h8500:
|
|
|
|
|
disassemble = print_insn_h8500;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_hppa
|
|
|
|
|
case bfd_arch_hppa:
|
|
|
|
|
disassemble = print_insn_hppa;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
2000-02-23 14:52:23 +01:00
|
|
|
#ifdef ARCH_i370
|
|
|
|
|
case bfd_arch_i370:
|
|
|
|
|
disassemble = print_insn_i370;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
1999-05-03 09:29:11 +02:00
|
|
|
#ifdef ARCH_i386
|
|
|
|
|
case bfd_arch_i386:
|
* i386-dis.c: Add x86_64 support.
(rex): New static variable.
(REX_MODE64, REX_EXTX, REX_EXTY, REX_EXTZ): New constants.
(USED_REX): New macro.
(Ev, Ed, Rm, Iq, Iv64, Cm, Dm, Rm*, Ob64, Ov64): New macros.
(OP_I64, OP_OFF64, OP_IMREG): New functions.
(OP_REG, OP_OFF): Declare.
(get64, get32, get32s): New functions.
(r??_reg): New constants.
(dis386_att): Change templates of instruction implicitly promoted
to 64bit; change e?? to RMe?? for unwind RM byte instructions.
(grps): Likewise.
(dis386_intel): Likewise.
(dixx86_64_att): New table based on dis386_att.
(dixx86_64_intel): New table based on dis386_intel.
(names64, names8rex): New global variable.
(names32, names16): Add extended registers.
(prefix_user_t): Recognize rex prefixes.
(prefix_name): Print REX prefixes nicely.
(op_riprel): New global variable.
(start_pc): Set type to bfd_vma.
(print_insn_i386): Detect the 64bit mode and use proper table;
move ckprefix after initializing the buffer; output unused rex prefixes;
output information about target of RIP relative addresses.
(putop): Support 'O' and 'I'. Update handling of "P', 'Q', 'R' and 'S';
(print_operand_value): New function.
(OP_E, OP_G, OP_REG, OP_I, OP_J, OP_DIR, OP_OFF, OP_D): Add support for
REX prefix and new modes.
(get64, get32s): New.
(get32): Return bfd_signed_vma type.
(set_op): Initialize the op_riprel.
* disassemble.c (disassembler): Recognize the x86-64 disassembly.
2001-01-05 12:11:54 +01:00
|
|
|
if (bfd_get_mach (abfd) == bfd_mach_i386_i386_intel_syntax
|
|
|
|
|
|| bfd_get_mach (abfd) == bfd_mach_x86_64_intel_syntax)
|
1999-05-03 09:29:11 +02:00
|
|
|
disassemble = print_insn_i386_intel;
|
|
|
|
|
else
|
|
|
|
|
disassemble = print_insn_i386_att;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
2000-07-22 Jason Eckhardt <jle@cygnus.com>
* include/opcode/i860.h (btne, bte, bla): Changed these opcodes
to use sbroff ('r') instead of split16 ('s').
(J, K, L, M): New operand types for 16-bit aligned fields.
(ld.x, {p}fld.x, fst.x, pst.d): Changed these opcodes to
use I, J, K, L, M instead of just I.
(T, U): New operand types for split 16-bit aligned fields.
(st.x): Changed these opcodes to use S, T, U instead of just S.
(andh, andnoth, orh, xorh): Deleted 3-register forms as they do not
exist on the i860.
(pfgt.sd, pfle.sd): Deleted these as they do not exist on the i860.
(pfeq.ss, pfeq.dd): New opcodes.
(st.s): Fixed incorrect mask bits.
(fmlow): Fixed incorrect mask bits.
(fzchkl, pfzchkl): Fixed incorrect mask bits.
(faddz, pfaddz): Fixed incorrect mask bits.
(form, pform): Fixed incorrect mask bits.
(pfld.l): Fixed incorrect mask bits.
(fst.q): Fixed incorrect mask bits.
(all floating point opcodes): Fixed incorrect mask bits for
handling of dual bit.
* include/elf/i860.h: New file.
(elf_i860_reloc_type): Defined ELF32 i860 relocations.
* bfd/cpu-i860.c: Added comments.
* bfd/elf32-i860.c (TARGET_LITTLE_SYM): Defined to
bfd_elf32_i860_little_vec.
(TARGET_LITTLE_NAME): Defined to "elf32-i860-little".
(ELF_MAXPAGESIZE): Changed to 4096.
* bfd/targets.c (bfd_elf32_i860_little_vec): Declaration of
new target.
(bfd_target_vector): Added bfd_elf32_i860_little_vec.
* bfd/config.bfd (i860-stardent-sysv4*, i860-stardent-elf*): Added
config for little endian elf32 i860.
(targ_defvec): Define for the new config above
as "bfd_elf32_i860_little_vec".
(targ_selvecs): Define for the new config above
as "bfd_elf32_i860_vec bfd_elf32_i860_little_vec"
* bfd/configure.in (bfd_elf32_i860_little_vec): Added recognition
of new target vec.
* bfd/configure: Regenerated.
* opcodes/i860-dis.c: New file.
(print_insn_i860): New function.
(print_br_address): New function.
(sign_extend): New function.
(BITWISE_OP): New macro.
(I860_REG_PREFIX): New macro.
(grnames, frnames, crnames): New structures.
* opcodes/disassemble.c (ARCH_i860): Define.
(disassembler): Add check for bfd_arch_i860 to set disassemble
function to print_insn_i860.
* include/dis-asm.h (print_insn_i860): Add prototype.
* opcodes/Makefile.in (CFILES): Added i860-dis.c.
(ALL_MACHINES): Added i860-dis.lo.
(i860-dis.lo): New dependences.
* opcodes/configure.in: New bits for bfd_i860_arch.
* opcodes/configure: Regenerated.
2000-07-28 23:10:20 +02:00
|
|
|
#ifdef ARCH_i860
|
|
|
|
|
case bfd_arch_i860:
|
|
|
|
|
disassemble = print_insn_i860;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
1999-05-03 09:29:11 +02:00
|
|
|
#ifdef ARCH_i960
|
|
|
|
|
case bfd_arch_i960:
|
|
|
|
|
disassemble = print_insn_i960;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
2000-04-21 22:22:24 +02:00
|
|
|
#ifdef ARCH_ia64
|
|
|
|
|
case bfd_arch_ia64:
|
|
|
|
|
disassemble = print_insn_ia64;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
1999-05-03 09:29:11 +02:00
|
|
|
#ifdef ARCH_fr30
|
|
|
|
|
case bfd_arch_fr30:
|
|
|
|
|
disassemble = print_insn_fr30;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_m32r
|
|
|
|
|
case bfd_arch_m32r:
|
|
|
|
|
disassemble = print_insn_m32r;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
2000-06-19 03:22:44 +02:00
|
|
|
#if defined(ARCH_m68hc11) || defined(ARCH_m68hc12)
|
|
|
|
|
case bfd_arch_m68hc11:
|
|
|
|
|
disassemble = print_insn_m68hc11;
|
|
|
|
|
break;
|
|
|
|
|
case bfd_arch_m68hc12:
|
|
|
|
|
disassemble = print_insn_m68hc12;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
1999-05-03 09:29:11 +02:00
|
|
|
#ifdef ARCH_m68k
|
|
|
|
|
case bfd_arch_m68k:
|
|
|
|
|
disassemble = print_insn_m68k;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_m88k
|
|
|
|
|
case bfd_arch_m88k:
|
|
|
|
|
disassemble = print_insn_m88k;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_ns32k
|
|
|
|
|
case bfd_arch_ns32k:
|
|
|
|
|
disassemble = print_insn_ns32k;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_mcore
|
|
|
|
|
case bfd_arch_mcore:
|
|
|
|
|
disassemble = print_insn_mcore;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_mips
|
|
|
|
|
case bfd_arch_mips:
|
|
|
|
|
if (bfd_big_endian (abfd))
|
|
|
|
|
disassemble = print_insn_big_mips;
|
|
|
|
|
else
|
|
|
|
|
disassemble = print_insn_little_mips;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_mn10200
|
|
|
|
|
case bfd_arch_mn10200:
|
|
|
|
|
disassemble = print_insn_mn10200;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_mn10300
|
|
|
|
|
case bfd_arch_mn10300:
|
|
|
|
|
disassemble = print_insn_mn10300;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
1999-09-04 19:14:37 +02:00
|
|
|
#ifdef ARCH_pj
|
|
|
|
|
case bfd_arch_pj:
|
|
|
|
|
disassemble = print_insn_pj;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
1999-05-03 09:29:11 +02:00
|
|
|
#ifdef ARCH_powerpc
|
|
|
|
|
case bfd_arch_powerpc:
|
|
|
|
|
if (bfd_big_endian (abfd))
|
|
|
|
|
disassemble = print_insn_big_powerpc;
|
|
|
|
|
else
|
|
|
|
|
disassemble = print_insn_little_powerpc;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_rs6000
|
|
|
|
|
case bfd_arch_rs6000:
|
2000-06-16 22:46:47 +02:00
|
|
|
if (bfd_get_mach (abfd) == bfd_mach_ppc_620)
|
Add XCOFF64 support.
bfd:
* Makefile.am (coff64-rs6000.lo): New rule.
* Makefile.in: Regenerate.
* coff-rs6000.c (xcoff_mkobject, xcoff_copy_private_bfd_data,
xcoff_is_local_label_name, xcoff_rtype2howto,
xcoff_reloc_type_lookup, xcoff_slurp_armap, xcoff_archive_p,
xcoff_read_ar_hdr, xcoff_openr_next_archived_file, xcoff_write_armap,
xcoff_write_archive_contents): No longer static, and prefix with _bfd_.
(NO_COFF_SYMBOLS): Define.
(xcoff64_swap_sym_in, xcoff64_swap_sym_out, xcoff64_swap_aux_in,
xcoff64_swap_aux_out): New functions; handle xcoff symbol tables
internally.
(MINUS_ONE): New macro.
(xcoff_howto_tabl, xcoff_reloc_type_lookup): Add 64 bit POS
relocation.
(coff_SWAP_sym_in, coff_SWAP_sym_out, coff_SWAP_aux_in,
coff_SWAP_aux_out): Map to the new functions.
* coff64-rs6000.c: New file.
* libcoff.h (bfd_coff_backend_data): Add new fields
_bfd_coff_force_symnames_in_strings and
_bfd_coff_debug_string_prefix_length.
(bfd_coff_force_symnames_in_strings,
bfd_coff_debug_string_prefix_length): New macros for above fields.
* coffcode.h (coff_set_arch_mach_hook): Handle XCOFF64 magic.
Set machine to 620 for XCOFF64. Use bfd_coff_swap_sym_in instead
of using coff_swap_sym_in directly.
(FORCE_SYMNAMES_IN_STRINGS): New macro, defined for XCOFF64.
(coff_set_flags) Set magic for XCOFF64.
(coff_compute_section_file_positions): Add symbol name length to
string section length if bfd_coff_debug_string_prefix_length is
true.
(coff_write_object_contents): Don't do reloc overflow for XCOFF64.
(coff_slurp_line_table): Use bfd_coff_swap_lineno_in instead of
using coff_swap_lineno_in directly.
(bfd_coff_backend_data): Add _bfd_coff_force_symnames_in_strings
and _bfd_coff_debug_string_prefix_length fields.
* coffgen.c (coff_fix_symbol_name, coff_write_symbols): Force
symbol names into strings table when
bfd_coff_force_symnames_in_strings is true.
* coffswap.h (MAX_SCNHDR_NRELOC, MAX_SCNHDR_NLNNO, GET_RELOC_VADDR,
SET_RELOC_VADDR): New macros.
(coff_swap_reloc_in, coff_swap_reloc_out): Use above macros.
(coff_swap_aux_in, coff_swap_aux_out): Remove RS6000COFF_C
code.
(coff_swap_aouthdr_in, coff_swap_aouthdr_out): Handle XCOFF64
changes within RS6000COFF_C specific code.
(coff_swap_scnhdr_out): Use PUT_SCNHDR_NLNNO, PUT_SCNHDR_NRELOC,
MAX_SCNHDR_NRELOC, and MAX_SCNHDR_NLNNO.
* reloc.c (bfd_perform_relocation, bfd_install_relocation):
Extend existing hack on target name.
* xcofflink.c (XCOFF_XVECP): Extend existing hack on
target name.
* coff-tic54x.c (ticof): Keep up to date with new fields
in bfd_coff_backend_data.
* config.bfd: Add bfd_powerpc_64_arch to targ_arch and define
targ_selvecs to include rs6000coff64_vec for rs6000.
* configure.in: Add rs6000coff64_vec case.
* cpu-powerpc.c: New bfd_arch_info_type.
gas:
* as.c (parse_args): Allow md_parse_option to override -a listing
option.
* config/obj-coff.c (add_lineno): Change type of offset parameter
from "int" to "bfd_vma."
* config/tc-ppc.c (md_pseudo_table): Add "llong" and "machine."
(ppc_mach, ppc_subseg_align, ppc_target_format): New.
(ppc_change_csect): Align correctly for XCOFF64.
(ppc_machine): New function, which discards "ppc_machine" line.
(ppc_tc): Cons for 8 when code is 64 bit.
(md_apply_fix3): Don't check operand->insert. Handle 64 bit
relocations.
(md_parse_option): Handle -a64 and -a32.
(ppc_xcoff64): New.
* config/tc-ppc.h (TARGET_MACH): Define.
(TARGET_FORMAT): Move to function.
(SUB_SEGMENT_ALIGN): Use ppc_subseg_align.
include:
* include/coff/rs6k64.h: New file.
opcodes:
* configure.in: Add bfd_powerpc_64_arch.
* disassemble.c (disassembler): Use print_insn_big_powerpc for
64 bit code.
2000-04-26 17:09:44 +02:00
|
|
|
disassemble = print_insn_big_powerpc;
|
|
|
|
|
else
|
|
|
|
|
disassemble = print_insn_rs6000;
|
1999-05-03 09:29:11 +02:00
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_sh
|
|
|
|
|
case bfd_arch_sh:
|
|
|
|
|
if (bfd_big_endian (abfd))
|
|
|
|
|
disassemble = print_insn_sh;
|
|
|
|
|
else
|
|
|
|
|
disassemble = print_insn_shl;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_sparc
|
|
|
|
|
case bfd_arch_sparc:
|
|
|
|
|
disassemble = print_insn_sparc;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_tic30
|
|
|
|
|
case bfd_arch_tic30:
|
|
|
|
|
disassemble = print_insn_tic30;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
2000-05-06 19:14:34 +02:00
|
|
|
#ifdef ARCH_tic54x
|
|
|
|
|
case bfd_arch_tic54x:
|
|
|
|
|
disassemble = print_insn_tic54x;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
1999-05-03 09:29:11 +02:00
|
|
|
#ifdef ARCH_tic80
|
|
|
|
|
case bfd_arch_tic80:
|
|
|
|
|
disassemble = print_insn_tic80;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_v850
|
|
|
|
|
case bfd_arch_v850:
|
|
|
|
|
disassemble = print_insn_v850;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_w65
|
|
|
|
|
case bfd_arch_w65:
|
|
|
|
|
disassemble = print_insn_w65;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_z8k
|
|
|
|
|
case bfd_arch_z8k:
|
|
|
|
|
if (bfd_get_mach(abfd) == bfd_mach_z8001)
|
|
|
|
|
disassemble = print_insn_z8001;
|
|
|
|
|
else
|
|
|
|
|
disassemble = print_insn_z8002;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
#ifdef ARCH_vax
|
|
|
|
|
case bfd_arch_vax:
|
|
|
|
|
disassemble = print_insn_vax;
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
default:
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
return disassemble;
|
|
|
|
|
}
|
2000-01-27 22:44:26 +01:00
|
|
|
|
|
|
|
|
void
|
2000-04-02 08:26:09 +02:00
|
|
|
disassembler_usage (stream)
|
2000-05-30 20:35:35 +02:00
|
|
|
FILE * stream ATTRIBUTE_UNUSED;
|
2000-01-27 22:44:26 +01:00
|
|
|
{
|
2000-01-27 23:17:12 +01:00
|
|
|
#ifdef ARCH_arm
|
|
|
|
|
print_arm_disassembler_options (stream);
|
|
|
|
|
#endif
|
|
|
|
|
|
2000-01-27 22:44:26 +01:00
|
|
|
return;
|
|
|
|
|
}
|
