Kito Cheng 03b039a518 RISC-V: Fix assembler for c.addi, rd can be x0
opcodes/ChangeLog:

2017-03-14  Kito Cheng  <kito.cheng@gmail.com>

	* riscv-opc.c (riscv_opcodes) <c.addi>: Use match_opcode.
2017-03-15 07:47:52 -07:00
..
2017-02-15 12:02:28 +01:00
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-03 16:02:36 +00:00
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30
2017-01-02 23:59:24 +10:30