gcc/gcc/testsuite/gcc.target
Segher Boessenkool 8cd9e9f172 backport: re PR target/83629 (ICE: in decompose_normal_address, at rtlanal.c:6329 with -O2 -fPIC -frename-registers --param=sched-autopref-queue-depth=nnn)
Backport from mainline
	2018-01-10  Segher Boessenkool  <segher@kernel.crashing.org>

	PR target/83629
	* config/rs6000/rs6000.md (load_toc_v4_PIC_2, load_toc_v4_PIC_3b,
	load_toc_v4_PIC_3c): Wrap const term in CONST RTL.

gcc/testsuite/
	Backport from mainline
	2018-01-10  Segher Boessenkool  <segher@kernel.crashing.org>

	PR target/83629
	* gcc.target/powerpc/pr83629.c: New testcase.

	2018-01-12  Segher Boessenkool  <segher@kernel.crashing.org>

	PR target/83629
	* gcc.target/powerpc/pr83629.c: Require ilp32.

From-SVN: r256711
2018-01-15 23:08:12 +01:00
..
aarch64 re PR middle-end/80295 (ICE in __builtin_update_setjmp_buf expander) 2017-10-24 22:46:19 +00:00
alpha backport: re PR rtl-optimization/83628 (performance regression when accessing arrays on alpha) 2018-01-14 16:45:38 +01:00
arc arc: Fix for loop end detection 2017-04-14 22:14:34 +01:00
arm Fix regression on soft float targets for armv8_2-fp16-move-2.c 2017-12-15 09:59:24 +00:00
avr backport: re PR target/81305 ([avr] avrtiny uses LDS for SREG in ISR routines which is out of range of LDS.) 2017-07-05 12:49:08 +00:00
bfin
cris
epiphany
frv
h8300
hppa
i386 i386: Align stack frame if argument is passed on stack 2018-01-15 08:13:23 -08:00
ia64
m68k
microblaze
mips re PR target/74563 (Classic MIPS16 (non-MIPS16e) function return broken) 2017-04-18 22:52:54 -06:00
msp430
nds32
nios2
nvptx
powerpc backport: re PR target/83629 (ICE: in decompose_normal_address, at rtlanal.c:6329 with -O2 -fPIC -frename-registers --param=sched-autopref-queue-depth=nnn) 2018-01-15 23:08:12 +01:00
riscv RISC-V: Fix -msave-restore bug with sibcalls. 2018-01-08 17:01:45 -08:00
rl78
rx Fix numerous typos in comments 2017-04-03 23:30:56 +01:00
s390 S/390: Fix PR81534 2017-07-27 10:42:22 +00:00
sh Use relative line number for subsequent dg directives 2017-04-19 06:55:33 +00:00
sparc Support for the SPARC M8 cpu. 2017-07-07 17:42:43 +02:00
spu
tic6x
vax
visium visium.md (type): Add trap. 2017-02-23 23:04:00 +00:00
x86_64/abi
xstormy16