2012-04-12 02:17:53 +02:00
|
|
|
/*
|
|
|
|
* QEMU MicroBlaze CPU
|
|
|
|
*
|
2012-04-12 02:26:28 +02:00
|
|
|
* Copyright (c) 2009 Edgar E. Iglesias
|
|
|
|
* Copyright (c) 2009-2012 PetaLogix Qld Pty Ltd.
|
2012-04-12 02:17:53 +02:00
|
|
|
* Copyright (c) 2012 SUSE LINUX Products GmbH
|
2014-01-13 04:35:26 +01:00
|
|
|
* Copyright (c) 2009 Edgar E. Iglesias, Axis Communications AB.
|
2012-04-12 02:17:53 +02:00
|
|
|
*
|
|
|
|
* This library is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
|
|
* License as published by the Free Software Foundation; either
|
|
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
* Lesser General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
|
|
* License along with this library; if not, see
|
|
|
|
* <http://www.gnu.org/licenses/lgpl-2.1.html>
|
|
|
|
*/
|
|
|
|
|
2016-01-26 19:05:31 +01:00
|
|
|
#include "qemu/osdep.h"
|
2022-02-07 09:27:56 +01:00
|
|
|
#include "qemu/log.h"
|
include/qemu/osdep.h: Don't include qapi/error.h
Commit 57cb38b included qapi/error.h into qemu/osdep.h to get the
Error typedef. Since then, we've moved to include qemu/osdep.h
everywhere. Its file comment explains: "To avoid getting into
possible circular include dependencies, this file should not include
any other QEMU headers, with the exceptions of config-host.h,
compiler.h, os-posix.h and os-win32.h, all of which are doing a
similar job to this file and are under similar constraints."
qapi/error.h doesn't do a similar job, and it doesn't adhere to
similar constraints: it includes qapi-types.h. That's in excess of
100KiB of crap most .c files don't actually need.
Add the typedef to qemu/typedefs.h, and include that instead of
qapi/error.h. Include qapi/error.h in .c files that need it and don't
get it now. Include qapi-types.h in qom/object.h for uint16List.
Update scripts/clean-includes accordingly. Update it further to match
reality: replace config.h by config-target.h, add sysemu/os-posix.h,
sysemu/os-win32.h. Update the list of includes in the qemu/osdep.h
comment quoted above similarly.
This reduces the number of objects depending on qapi/error.h from "all
of them" to less than a third. Unfortunately, the number depending on
qapi-types.h shrinks only a little. More work is needed for that one.
Signed-off-by: Markus Armbruster <armbru@redhat.com>
[Fix compilation without the spice devel packages. - Paolo]
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
2016-03-14 09:01:28 +01:00
|
|
|
#include "qapi/error.h"
|
2012-04-12 02:17:53 +02:00
|
|
|
#include "cpu.h"
|
2019-05-23 16:35:07 +02:00
|
|
|
#include "qemu/module.h"
|
2013-04-23 14:27:09 +02:00
|
|
|
#include "hw/qdev-properties.h"
|
2016-03-15 13:18:37 +01:00
|
|
|
#include "exec/exec-all.h"
|
2019-08-08 18:30:35 +02:00
|
|
|
#include "fpu/softfloat-helpers.h"
|
2012-04-12 02:17:53 +02:00
|
|
|
|
2015-06-19 06:16:38 +02:00
|
|
|
static const struct {
|
|
|
|
const char *name;
|
|
|
|
uint8_t version_id;
|
|
|
|
} mb_cpu_lookup[] = {
|
|
|
|
/* These key value are as per MBV field in PVR0 */
|
|
|
|
{"5.00.a", 0x01},
|
|
|
|
{"5.00.b", 0x02},
|
|
|
|
{"5.00.c", 0x03},
|
|
|
|
{"6.00.a", 0x04},
|
|
|
|
{"6.00.b", 0x06},
|
|
|
|
{"7.00.a", 0x05},
|
|
|
|
{"7.00.b", 0x07},
|
|
|
|
{"7.10.a", 0x08},
|
|
|
|
{"7.10.b", 0x09},
|
|
|
|
{"7.10.c", 0x0a},
|
|
|
|
{"7.10.d", 0x0b},
|
|
|
|
{"7.20.a", 0x0c},
|
|
|
|
{"7.20.b", 0x0d},
|
|
|
|
{"7.20.c", 0x0e},
|
|
|
|
{"7.20.d", 0x0f},
|
|
|
|
{"7.30.a", 0x10},
|
|
|
|
{"7.30.b", 0x11},
|
|
|
|
{"8.00.a", 0x12},
|
|
|
|
{"8.00.b", 0x13},
|
|
|
|
{"8.10.a", 0x14},
|
|
|
|
{"8.20.a", 0x15},
|
|
|
|
{"8.20.b", 0x16},
|
|
|
|
{"8.30.a", 0x17},
|
|
|
|
{"8.40.a", 0x18},
|
|
|
|
{"8.40.b", 0x19},
|
|
|
|
{"8.50.a", 0x1A},
|
|
|
|
{"9.0", 0x1B},
|
|
|
|
{"9.1", 0x1D},
|
|
|
|
{"9.2", 0x1F},
|
|
|
|
{"9.3", 0x20},
|
2017-01-11 12:06:52 +01:00
|
|
|
{"9.4", 0x21},
|
|
|
|
{"9.5", 0x22},
|
|
|
|
{"9.6", 0x23},
|
2017-06-15 13:37:10 +02:00
|
|
|
{"10.0", 0x24},
|
2015-06-19 06:16:38 +02:00
|
|
|
{NULL, 0},
|
|
|
|
};
|
2012-04-12 02:17:53 +02:00
|
|
|
|
2018-04-16 22:23:05 +02:00
|
|
|
/* If no specific version gets selected, default to the following. */
|
|
|
|
#define DEFAULT_CPU_VERSION "10.0"
|
|
|
|
|
2013-06-21 19:09:18 +02:00
|
|
|
static void mb_cpu_set_pc(CPUState *cs, vaddr value)
|
|
|
|
{
|
|
|
|
MicroBlazeCPU *cpu = MICROBLAZE_CPU(cs);
|
|
|
|
|
2020-08-20 06:33:32 +02:00
|
|
|
cpu->env.pc = value;
|
2020-09-04 21:08:24 +02:00
|
|
|
/* Ensure D_FLAG and IMM_FLAG are clear for the new PC */
|
|
|
|
cpu->env.iflags = 0;
|
|
|
|
}
|
|
|
|
|
2020-10-29 20:30:01 +01:00
|
|
|
static void mb_cpu_synchronize_from_tb(CPUState *cs,
|
|
|
|
const TranslationBlock *tb)
|
2020-09-04 21:08:24 +02:00
|
|
|
{
|
|
|
|
MicroBlazeCPU *cpu = MICROBLAZE_CPU(cs);
|
|
|
|
|
|
|
|
cpu->env.pc = tb->pc;
|
|
|
|
cpu->env.iflags = tb->flags & IFLAGS_TB_MASK;
|
2013-06-21 19:09:18 +02:00
|
|
|
}
|
|
|
|
|
2013-08-25 18:53:55 +02:00
|
|
|
static bool mb_cpu_has_work(CPUState *cs)
|
|
|
|
{
|
|
|
|
return cs->interrupt_request & (CPU_INTERRUPT_HARD | CPU_INTERRUPT_NMI);
|
|
|
|
}
|
|
|
|
|
2014-01-13 04:35:26 +01:00
|
|
|
#ifndef CONFIG_USER_ONLY
|
2021-01-22 01:18:53 +01:00
|
|
|
static void mb_cpu_ns_axi_dp(void *opaque, int irq, int level)
|
|
|
|
{
|
|
|
|
MicroBlazeCPU *cpu = opaque;
|
|
|
|
bool en = cpu->cfg.use_non_secure & USE_NON_SECURE_M_AXI_DP_MASK;
|
|
|
|
|
|
|
|
cpu->ns_axi_dp = level & en;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void mb_cpu_ns_axi_ip(void *opaque, int irq, int level)
|
|
|
|
{
|
|
|
|
MicroBlazeCPU *cpu = opaque;
|
|
|
|
bool en = cpu->cfg.use_non_secure & USE_NON_SECURE_M_AXI_IP_MASK;
|
|
|
|
|
|
|
|
cpu->ns_axi_ip = level & en;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void mb_cpu_ns_axi_dc(void *opaque, int irq, int level)
|
|
|
|
{
|
|
|
|
MicroBlazeCPU *cpu = opaque;
|
|
|
|
bool en = cpu->cfg.use_non_secure & USE_NON_SECURE_M_AXI_DC_MASK;
|
|
|
|
|
|
|
|
cpu->ns_axi_dc = level & en;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void mb_cpu_ns_axi_ic(void *opaque, int irq, int level)
|
|
|
|
{
|
|
|
|
MicroBlazeCPU *cpu = opaque;
|
|
|
|
bool en = cpu->cfg.use_non_secure & USE_NON_SECURE_M_AXI_IC_MASK;
|
|
|
|
|
|
|
|
cpu->ns_axi_ic = level & en;
|
|
|
|
}
|
|
|
|
|
2014-01-13 04:35:26 +01:00
|
|
|
static void microblaze_cpu_set_irq(void *opaque, int irq, int level)
|
|
|
|
{
|
|
|
|
MicroBlazeCPU *cpu = opaque;
|
|
|
|
CPUState *cs = CPU(cpu);
|
|
|
|
int type = irq ? CPU_INTERRUPT_NMI : CPU_INTERRUPT_HARD;
|
|
|
|
|
|
|
|
if (level) {
|
|
|
|
cpu_interrupt(cs, type);
|
|
|
|
} else {
|
|
|
|
cpu_reset_interrupt(cs, type);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
cpu: Use DeviceClass reset instead of a special CPUClass reset
The CPUClass has a 'reset' method. This is a legacy from when
TYPE_CPU used not to inherit from TYPE_DEVICE. We don't need it any
more, as we can simply use the TYPE_DEVICE reset. The 'cpu_reset()'
function is kept as the API which most places use to reset a CPU; it
is now a wrapper which calls device_cold_reset() and then the
tracepoint function.
This change should not cause CPU objects to be reset more often
than they are at the moment, because:
* nobody is directly calling device_cold_reset() or
qdev_reset_all() on CPU objects
* no CPU object is on a qbus, so they will not be reset either
by somebody calling qbus_reset_all()/bus_cold_reset(), or
by the main "reset sysbus and everything in the qbus tree"
reset that most devices are reset by
Note that this does not change the need for each machine or whatever
to use qemu_register_reset() to arrange to call cpu_reset() -- that
is necessary because CPU objects are not on any qbus, so they don't
get reset when the qbus tree rooted at the sysbus bus is reset, and
this isn't being changed here.
All the changes to the files under target/ were made using the
included Coccinelle script, except:
(1) the deletion of the now-inaccurate and not terribly useful
"CPUClass::reset" comments was done with a perl one-liner afterwards:
perl -n -i -e '/ CPUClass::reset/ or print' target/*/*.c
(2) this bit of the s390 change was done by hand, because the
Coccinelle script is not sophisticated enough to handle the
parent_reset call being inside another function:
| @@ -96,8 +96,9 @@ static void s390_cpu_reset(CPUState *s, cpu_reset_type type)
| S390CPU *cpu = S390_CPU(s);
| S390CPUClass *scc = S390_CPU_GET_CLASS(cpu);
| CPUS390XState *env = &cpu->env;
|+ DeviceState *dev = DEVICE(s);
|
|- scc->parent_reset(s);
|+ scc->parent_reset(dev);
| cpu->env.sigp_order = 0;
| s390_cpu_set_state(S390_CPU_STATE_STOPPED, cpu);
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Message-Id: <20200303100511.5498-1-peter.maydell@linaro.org>
Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Tested-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
2020-03-03 11:05:11 +01:00
|
|
|
static void mb_cpu_reset(DeviceState *dev)
|
2012-04-12 02:17:53 +02:00
|
|
|
{
|
cpu: Use DeviceClass reset instead of a special CPUClass reset
The CPUClass has a 'reset' method. This is a legacy from when
TYPE_CPU used not to inherit from TYPE_DEVICE. We don't need it any
more, as we can simply use the TYPE_DEVICE reset. The 'cpu_reset()'
function is kept as the API which most places use to reset a CPU; it
is now a wrapper which calls device_cold_reset() and then the
tracepoint function.
This change should not cause CPU objects to be reset more often
than they are at the moment, because:
* nobody is directly calling device_cold_reset() or
qdev_reset_all() on CPU objects
* no CPU object is on a qbus, so they will not be reset either
by somebody calling qbus_reset_all()/bus_cold_reset(), or
by the main "reset sysbus and everything in the qbus tree"
reset that most devices are reset by
Note that this does not change the need for each machine or whatever
to use qemu_register_reset() to arrange to call cpu_reset() -- that
is necessary because CPU objects are not on any qbus, so they don't
get reset when the qbus tree rooted at the sysbus bus is reset, and
this isn't being changed here.
All the changes to the files under target/ were made using the
included Coccinelle script, except:
(1) the deletion of the now-inaccurate and not terribly useful
"CPUClass::reset" comments was done with a perl one-liner afterwards:
perl -n -i -e '/ CPUClass::reset/ or print' target/*/*.c
(2) this bit of the s390 change was done by hand, because the
Coccinelle script is not sophisticated enough to handle the
parent_reset call being inside another function:
| @@ -96,8 +96,9 @@ static void s390_cpu_reset(CPUState *s, cpu_reset_type type)
| S390CPU *cpu = S390_CPU(s);
| S390CPUClass *scc = S390_CPU_GET_CLASS(cpu);
| CPUS390XState *env = &cpu->env;
|+ DeviceState *dev = DEVICE(s);
|
|- scc->parent_reset(s);
|+ scc->parent_reset(dev);
| cpu->env.sigp_order = 0;
| s390_cpu_set_state(S390_CPU_STATE_STOPPED, cpu);
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Message-Id: <20200303100511.5498-1-peter.maydell@linaro.org>
Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Tested-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
2020-03-03 11:05:11 +01:00
|
|
|
CPUState *s = CPU(dev);
|
2012-04-12 02:17:53 +02:00
|
|
|
MicroBlazeCPU *cpu = MICROBLAZE_CPU(s);
|
|
|
|
MicroBlazeCPUClass *mcc = MICROBLAZE_CPU_GET_CLASS(cpu);
|
|
|
|
CPUMBState *env = &cpu->env;
|
|
|
|
|
cpu: Use DeviceClass reset instead of a special CPUClass reset
The CPUClass has a 'reset' method. This is a legacy from when
TYPE_CPU used not to inherit from TYPE_DEVICE. We don't need it any
more, as we can simply use the TYPE_DEVICE reset. The 'cpu_reset()'
function is kept as the API which most places use to reset a CPU; it
is now a wrapper which calls device_cold_reset() and then the
tracepoint function.
This change should not cause CPU objects to be reset more often
than they are at the moment, because:
* nobody is directly calling device_cold_reset() or
qdev_reset_all() on CPU objects
* no CPU object is on a qbus, so they will not be reset either
by somebody calling qbus_reset_all()/bus_cold_reset(), or
by the main "reset sysbus and everything in the qbus tree"
reset that most devices are reset by
Note that this does not change the need for each machine or whatever
to use qemu_register_reset() to arrange to call cpu_reset() -- that
is necessary because CPU objects are not on any qbus, so they don't
get reset when the qbus tree rooted at the sysbus bus is reset, and
this isn't being changed here.
All the changes to the files under target/ were made using the
included Coccinelle script, except:
(1) the deletion of the now-inaccurate and not terribly useful
"CPUClass::reset" comments was done with a perl one-liner afterwards:
perl -n -i -e '/ CPUClass::reset/ or print' target/*/*.c
(2) this bit of the s390 change was done by hand, because the
Coccinelle script is not sophisticated enough to handle the
parent_reset call being inside another function:
| @@ -96,8 +96,9 @@ static void s390_cpu_reset(CPUState *s, cpu_reset_type type)
| S390CPU *cpu = S390_CPU(s);
| S390CPUClass *scc = S390_CPU_GET_CLASS(cpu);
| CPUS390XState *env = &cpu->env;
|+ DeviceState *dev = DEVICE(s);
|
|- scc->parent_reset(s);
|+ scc->parent_reset(dev);
| cpu->env.sigp_order = 0;
| s390_cpu_set_state(S390_CPU_STATE_STOPPED, cpu);
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Message-Id: <20200303100511.5498-1-peter.maydell@linaro.org>
Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Tested-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
2020-03-03 11:05:11 +01:00
|
|
|
mcc->parent_reset(dev);
|
2012-04-12 02:17:53 +02:00
|
|
|
|
2016-11-14 15:19:17 +01:00
|
|
|
memset(env, 0, offsetof(CPUMBState, end_reset_fields));
|
2012-06-01 05:23:28 +02:00
|
|
|
env->res_addr = RES_ADDR_NONE;
|
2012-04-12 02:26:28 +02:00
|
|
|
|
|
|
|
/* Disable stack protector. */
|
|
|
|
env->shr = ~0;
|
|
|
|
|
2020-08-20 06:33:32 +02:00
|
|
|
env->pc = cpu->cfg.base_vectors;
|
2015-07-23 17:13:56 +02:00
|
|
|
|
2015-05-29 08:30:05 +02:00
|
|
|
#if defined(CONFIG_USER_ONLY)
|
|
|
|
/* start in user mode with interrupts enabled. */
|
2020-08-18 20:58:23 +02:00
|
|
|
mb_cpu_write_msr(env, MSR_EE | MSR_IE | MSR_VM | MSR_UM);
|
2015-05-29 08:30:05 +02:00
|
|
|
#else
|
2020-08-18 20:58:23 +02:00
|
|
|
mb_cpu_write_msr(env, 0);
|
2015-05-29 08:30:05 +02:00
|
|
|
mmu_init(&env->mmu);
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
2015-06-24 05:57:36 +02:00
|
|
|
static void mb_disas_set_info(CPUState *cpu, disassemble_info *info)
|
|
|
|
{
|
|
|
|
info->mach = bfd_arch_microblaze;
|
|
|
|
info->print_insn = print_insn_microblaze;
|
|
|
|
}
|
|
|
|
|
2015-05-29 08:30:05 +02:00
|
|
|
static void mb_cpu_realizefn(DeviceState *dev, Error **errp)
|
|
|
|
{
|
|
|
|
CPUState *cs = CPU(dev);
|
|
|
|
MicroBlazeCPUClass *mcc = MICROBLAZE_CPU_GET_CLASS(dev);
|
|
|
|
MicroBlazeCPU *cpu = MICROBLAZE_CPU(cs);
|
2015-06-19 06:16:38 +02:00
|
|
|
uint8_t version_code = 0;
|
2018-04-16 22:23:05 +02:00
|
|
|
const char *version;
|
2015-06-19 06:16:38 +02:00
|
|
|
int i = 0;
|
2016-10-20 13:26:03 +02:00
|
|
|
Error *local_err = NULL;
|
|
|
|
|
|
|
|
cpu_exec_realizefn(cs, &local_err);
|
|
|
|
if (local_err != NULL) {
|
|
|
|
error_propagate(errp, local_err);
|
|
|
|
return;
|
|
|
|
}
|
2015-05-29 08:30:05 +02:00
|
|
|
|
2018-04-17 18:17:40 +02:00
|
|
|
if (cpu->cfg.addr_size < 32 || cpu->cfg.addr_size > 64) {
|
|
|
|
error_setg(errp, "addr-size %d is out of range (32 - 64)",
|
2018-04-13 22:04:37 +02:00
|
|
|
cpu->cfg.addr_size);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2015-05-29 08:30:05 +02:00
|
|
|
qemu_init_vcpu(cs);
|
|
|
|
|
2018-04-16 22:23:05 +02:00
|
|
|
version = cpu->cfg.version ? cpu->cfg.version : DEFAULT_CPU_VERSION;
|
|
|
|
for (i = 0; mb_cpu_lookup[i].name && version; i++) {
|
|
|
|
if (strcmp(mb_cpu_lookup[i].name, version) == 0) {
|
2015-06-19 06:16:38 +02:00
|
|
|
version_code = mb_cpu_lookup[i].version_id;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!version_code) {
|
|
|
|
qemu_log("Invalid MicroBlaze version number: %s\n", cpu->cfg.version);
|
|
|
|
}
|
|
|
|
|
2020-09-04 20:11:28 +02:00
|
|
|
cpu->cfg.pvr_regs[0] =
|
|
|
|
(PVR0_USE_EXC_MASK |
|
|
|
|
PVR0_USE_ICACHE_MASK |
|
|
|
|
PVR0_USE_DCACHE_MASK |
|
|
|
|
(cpu->cfg.stackprot ? PVR0_SPROT_MASK : 0) |
|
|
|
|
(cpu->cfg.use_fpu ? PVR0_USE_FPU_MASK : 0) |
|
|
|
|
(cpu->cfg.use_hw_mul ? PVR0_USE_HW_MUL_MASK : 0) |
|
|
|
|
(cpu->cfg.use_barrel ? PVR0_USE_BARREL_MASK : 0) |
|
|
|
|
(cpu->cfg.use_div ? PVR0_USE_DIV_MASK : 0) |
|
|
|
|
(cpu->cfg.use_mmu ? PVR0_USE_MMU_MASK : 0) |
|
|
|
|
(cpu->cfg.endi ? PVR0_ENDI_MASK : 0) |
|
|
|
|
(version_code << PVR0_VERSION_SHIFT) |
|
|
|
|
(cpu->cfg.pvr == C_PVR_FULL ? PVR0_PVR_FULL_MASK : 0) |
|
|
|
|
cpu->cfg.pvr_user1);
|
|
|
|
|
|
|
|
cpu->cfg.pvr_regs[1] = cpu->cfg.pvr_user2;
|
|
|
|
|
|
|
|
cpu->cfg.pvr_regs[2] =
|
|
|
|
(PVR2_D_OPB_MASK |
|
|
|
|
PVR2_D_LMB_MASK |
|
|
|
|
PVR2_I_OPB_MASK |
|
|
|
|
PVR2_I_LMB_MASK |
|
|
|
|
PVR2_FPU_EXC_MASK |
|
|
|
|
(cpu->cfg.use_fpu ? PVR2_USE_FPU_MASK : 0) |
|
|
|
|
(cpu->cfg.use_fpu > 1 ? PVR2_USE_FPU2_MASK : 0) |
|
|
|
|
(cpu->cfg.use_hw_mul ? PVR2_USE_HW_MUL_MASK : 0) |
|
|
|
|
(cpu->cfg.use_hw_mul > 1 ? PVR2_USE_MUL64_MASK : 0) |
|
|
|
|
(cpu->cfg.use_barrel ? PVR2_USE_BARREL_MASK : 0) |
|
|
|
|
(cpu->cfg.use_div ? PVR2_USE_DIV_MASK : 0) |
|
|
|
|
(cpu->cfg.use_msr_instr ? PVR2_USE_MSR_INSTR : 0) |
|
|
|
|
(cpu->cfg.use_pcmp_instr ? PVR2_USE_PCMP_INSTR : 0) |
|
|
|
|
(cpu->cfg.dopb_bus_exception ? PVR2_DOPB_BUS_EXC_MASK : 0) |
|
|
|
|
(cpu->cfg.iopb_bus_exception ? PVR2_IOPB_BUS_EXC_MASK : 0) |
|
|
|
|
(cpu->cfg.div_zero_exception ? PVR2_DIV_ZERO_EXC_MASK : 0) |
|
|
|
|
(cpu->cfg.illegal_opcode_exception ? PVR2_ILL_OPCODE_EXC_MASK : 0) |
|
|
|
|
(cpu->cfg.unaligned_exceptions ? PVR2_UNALIGNED_EXC_MASK : 0) |
|
|
|
|
(cpu->cfg.opcode_0_illegal ? PVR2_OPCODE_0x0_ILL_MASK : 0));
|
|
|
|
|
|
|
|
cpu->cfg.pvr_regs[5] |=
|
|
|
|
cpu->cfg.dcache_writeback ? PVR5_DCACHE_WRITEBACK_MASK : 0;
|
|
|
|
|
|
|
|
cpu->cfg.pvr_regs[10] =
|
|
|
|
(0x0c000000 | /* Default to spartan 3a dsp family. */
|
|
|
|
(cpu->cfg.addr_size - 32) << PVR10_ASIZE_SHIFT);
|
|
|
|
|
|
|
|
cpu->cfg.pvr_regs[11] = ((cpu->cfg.use_mmu ? PVR11_USE_MMU : 0) |
|
|
|
|
16 << 17);
|
2012-04-12 02:26:28 +02:00
|
|
|
|
2020-09-04 20:31:57 +02:00
|
|
|
cpu->cfg.mmu = 3;
|
|
|
|
cpu->cfg.mmu_tlb_access = 3;
|
|
|
|
cpu->cfg.mmu_zones = 16;
|
|
|
|
cpu->cfg.addr_mask = MAKE_64BIT_MASK(0, cpu->cfg.addr_size);
|
|
|
|
|
2013-01-05 15:27:31 +01:00
|
|
|
mcc->parent_realize(dev, errp);
|
|
|
|
}
|
|
|
|
|
2012-04-12 02:34:40 +02:00
|
|
|
static void mb_cpu_initfn(Object *obj)
|
|
|
|
{
|
|
|
|
MicroBlazeCPU *cpu = MICROBLAZE_CPU(obj);
|
|
|
|
CPUMBState *env = &cpu->env;
|
|
|
|
|
2019-03-28 22:26:22 +01:00
|
|
|
cpu_set_cpustate_pointers(cpu);
|
2012-04-12 02:34:40 +02:00
|
|
|
|
|
|
|
set_float_rounding_mode(float_round_nearest_even, &env->fp_status);
|
2013-01-20 01:10:52 +01:00
|
|
|
|
2014-01-13 04:35:26 +01:00
|
|
|
#ifndef CONFIG_USER_ONLY
|
|
|
|
/* Inbound IRQ and FIR lines */
|
|
|
|
qdev_init_gpio_in(DEVICE(cpu), microblaze_cpu_set_irq, 2);
|
2021-01-22 01:18:53 +01:00
|
|
|
qdev_init_gpio_in_named(DEVICE(cpu), mb_cpu_ns_axi_dp, "ns_axi_dp", 1);
|
|
|
|
qdev_init_gpio_in_named(DEVICE(cpu), mb_cpu_ns_axi_ip, "ns_axi_ip", 1);
|
|
|
|
qdev_init_gpio_in_named(DEVICE(cpu), mb_cpu_ns_axi_dc, "ns_axi_dc", 1);
|
|
|
|
qdev_init_gpio_in_named(DEVICE(cpu), mb_cpu_ns_axi_ic, "ns_axi_ic", 1);
|
2014-01-13 04:35:26 +01:00
|
|
|
#endif
|
2012-04-12 02:34:40 +02:00
|
|
|
}
|
|
|
|
|
2013-04-23 14:27:09 +02:00
|
|
|
static Property mb_properties[] = {
|
2015-05-29 08:31:20 +02:00
|
|
|
DEFINE_PROP_UINT32("base-vectors", MicroBlazeCPU, cfg.base_vectors, 0),
|
2015-05-29 08:30:43 +02:00
|
|
|
DEFINE_PROP_BOOL("use-stack-protection", MicroBlazeCPU, cfg.stackprot,
|
2015-05-29 08:32:35 +02:00
|
|
|
false),
|
2018-04-13 22:04:37 +02:00
|
|
|
/*
|
|
|
|
* This is the C_ADDR_SIZE synth-time configuration option of the
|
|
|
|
* MicroBlaze cores. Supported values range between 32 and 64.
|
|
|
|
*
|
|
|
|
* When set to > 32, 32bit MicroBlaze can emit load/stores
|
|
|
|
* with extended addressing.
|
|
|
|
*/
|
|
|
|
DEFINE_PROP_UINT8("addr-size", MicroBlazeCPU, cfg.addr_size, 32),
|
2015-05-29 08:31:58 +02:00
|
|
|
/* If use-fpu > 0 - FPU is enabled
|
|
|
|
* If use-fpu = 2 - Floating point conversion and square root instructions
|
|
|
|
* are enabled
|
|
|
|
*/
|
2015-06-19 06:16:25 +02:00
|
|
|
DEFINE_PROP_UINT8("use-fpu", MicroBlazeCPU, cfg.use_fpu, 2),
|
2017-06-20 13:06:44 +02:00
|
|
|
/* If use-hw-mul > 0 - Multiplier is enabled
|
|
|
|
* If use-hw-mul = 2 - 64-bit multiplier is enabled
|
|
|
|
*/
|
|
|
|
DEFINE_PROP_UINT8("use-hw-mul", MicroBlazeCPU, cfg.use_hw_mul, 2),
|
2017-06-16 17:21:05 +02:00
|
|
|
DEFINE_PROP_BOOL("use-barrel", MicroBlazeCPU, cfg.use_barrel, true),
|
2017-06-18 09:34:36 +02:00
|
|
|
DEFINE_PROP_BOOL("use-div", MicroBlazeCPU, cfg.use_div, true),
|
2017-06-20 13:13:26 +02:00
|
|
|
DEFINE_PROP_BOOL("use-msr-instr", MicroBlazeCPU, cfg.use_msr_instr, true),
|
2017-06-20 13:53:53 +02:00
|
|
|
DEFINE_PROP_BOOL("use-pcmp-instr", MicroBlazeCPU, cfg.use_pcmp_instr, true),
|
2015-06-19 06:16:29 +02:00
|
|
|
DEFINE_PROP_BOOL("use-mmu", MicroBlazeCPU, cfg.use_mmu, true),
|
2021-01-22 01:18:53 +01:00
|
|
|
/*
|
|
|
|
* use-non-secure enables/disables the use of the non_secure[3:0] signals.
|
|
|
|
* It is a bitfield where 1 = non-secure for the following bits and their
|
|
|
|
* corresponding interfaces:
|
|
|
|
* 0x1 - M_AXI_DP
|
|
|
|
* 0x2 - M_AXI_IP
|
|
|
|
* 0x4 - M_AXI_DC
|
|
|
|
* 0x8 - M_AXI_IC
|
|
|
|
*/
|
|
|
|
DEFINE_PROP_UINT8("use-non-secure", MicroBlazeCPU, cfg.use_non_secure, 0),
|
2015-06-19 06:16:32 +02:00
|
|
|
DEFINE_PROP_BOOL("dcache-writeback", MicroBlazeCPU, cfg.dcache_writeback,
|
|
|
|
false),
|
2015-06-19 06:16:35 +02:00
|
|
|
DEFINE_PROP_BOOL("endianness", MicroBlazeCPU, cfg.endi, false),
|
2019-01-04 15:05:10 +01:00
|
|
|
/* Enables bus exceptions on failed data accesses (load/stores). */
|
|
|
|
DEFINE_PROP_BOOL("dopb-bus-exception", MicroBlazeCPU,
|
|
|
|
cfg.dopb_bus_exception, false),
|
|
|
|
/* Enables bus exceptions on failed instruction fetches. */
|
|
|
|
DEFINE_PROP_BOOL("iopb-bus-exception", MicroBlazeCPU,
|
|
|
|
cfg.iopb_bus_exception, false),
|
2019-10-30 13:55:08 +01:00
|
|
|
DEFINE_PROP_BOOL("ill-opcode-exception", MicroBlazeCPU,
|
|
|
|
cfg.illegal_opcode_exception, false),
|
2019-10-30 14:03:38 +01:00
|
|
|
DEFINE_PROP_BOOL("div-zero-exception", MicroBlazeCPU,
|
|
|
|
cfg.div_zero_exception, false),
|
2019-10-30 14:09:37 +01:00
|
|
|
DEFINE_PROP_BOOL("unaligned-exceptions", MicroBlazeCPU,
|
|
|
|
cfg.unaligned_exceptions, false),
|
2019-10-30 13:49:14 +01:00
|
|
|
DEFINE_PROP_BOOL("opcode-0x0-illegal", MicroBlazeCPU,
|
|
|
|
cfg.opcode_0_illegal, false),
|
2015-06-19 06:16:38 +02:00
|
|
|
DEFINE_PROP_STRING("version", MicroBlazeCPU, cfg.version),
|
2015-06-19 06:16:42 +02:00
|
|
|
DEFINE_PROP_UINT8("pvr", MicroBlazeCPU, cfg.pvr, C_PVR_FULL),
|
2019-10-30 14:15:46 +01:00
|
|
|
DEFINE_PROP_UINT8("pvr-user1", MicroBlazeCPU, cfg.pvr_user1, 0),
|
2019-10-30 14:22:15 +01:00
|
|
|
DEFINE_PROP_UINT32("pvr-user2", MicroBlazeCPU, cfg.pvr_user2, 0),
|
2013-04-23 14:27:09 +02:00
|
|
|
DEFINE_PROP_END_OF_LIST(),
|
|
|
|
};
|
|
|
|
|
2017-08-24 18:31:35 +02:00
|
|
|
static ObjectClass *mb_cpu_class_by_name(const char *cpu_model)
|
|
|
|
{
|
|
|
|
return object_class_by_name(TYPE_MICROBLAZE_CPU);
|
|
|
|
}
|
|
|
|
|
2021-05-17 12:51:31 +02:00
|
|
|
#ifndef CONFIG_USER_ONLY
|
|
|
|
#include "hw/core/sysemu-cpu-ops.h"
|
|
|
|
|
|
|
|
static const struct SysemuCPUOps mb_sysemu_ops = {
|
2021-05-17 12:51:37 +02:00
|
|
|
.get_phys_page_attrs_debug = mb_cpu_get_phys_page_attrs_debug,
|
2021-05-17 12:51:31 +02:00
|
|
|
};
|
|
|
|
#endif
|
|
|
|
|
2021-02-04 17:39:23 +01:00
|
|
|
#include "hw/core/tcg-cpu-ops.h"
|
|
|
|
|
2021-02-28 00:21:17 +01:00
|
|
|
static const struct TCGCPUOps mb_tcg_ops = {
|
2021-02-04 17:39:23 +01:00
|
|
|
.initialize = mb_tcg_init,
|
|
|
|
.synchronize_from_tb = mb_cpu_synchronize_from_tb,
|
|
|
|
|
|
|
|
#ifndef CONFIG_USER_ONLY
|
2021-09-15 02:17:38 +02:00
|
|
|
.tlb_fill = mb_cpu_tlb_fill,
|
2021-09-11 18:54:23 +02:00
|
|
|
.cpu_exec_interrupt = mb_cpu_exec_interrupt,
|
2021-02-04 17:39:23 +01:00
|
|
|
.do_interrupt = mb_cpu_do_interrupt,
|
|
|
|
.do_transaction_failed = mb_cpu_transaction_failed,
|
|
|
|
.do_unaligned_access = mb_cpu_do_unaligned_access,
|
|
|
|
#endif /* !CONFIG_USER_ONLY */
|
|
|
|
};
|
|
|
|
|
2012-04-12 02:17:53 +02:00
|
|
|
static void mb_cpu_class_init(ObjectClass *oc, void *data)
|
|
|
|
{
|
2013-01-20 19:03:32 +01:00
|
|
|
DeviceClass *dc = DEVICE_CLASS(oc);
|
2012-04-12 02:17:53 +02:00
|
|
|
CPUClass *cc = CPU_CLASS(oc);
|
|
|
|
MicroBlazeCPUClass *mcc = MICROBLAZE_CPU_CLASS(oc);
|
|
|
|
|
2018-01-14 03:04:12 +01:00
|
|
|
device_class_set_parent_realize(dc, mb_cpu_realizefn,
|
|
|
|
&mcc->parent_realize);
|
cpu: Use DeviceClass reset instead of a special CPUClass reset
The CPUClass has a 'reset' method. This is a legacy from when
TYPE_CPU used not to inherit from TYPE_DEVICE. We don't need it any
more, as we can simply use the TYPE_DEVICE reset. The 'cpu_reset()'
function is kept as the API which most places use to reset a CPU; it
is now a wrapper which calls device_cold_reset() and then the
tracepoint function.
This change should not cause CPU objects to be reset more often
than they are at the moment, because:
* nobody is directly calling device_cold_reset() or
qdev_reset_all() on CPU objects
* no CPU object is on a qbus, so they will not be reset either
by somebody calling qbus_reset_all()/bus_cold_reset(), or
by the main "reset sysbus and everything in the qbus tree"
reset that most devices are reset by
Note that this does not change the need for each machine or whatever
to use qemu_register_reset() to arrange to call cpu_reset() -- that
is necessary because CPU objects are not on any qbus, so they don't
get reset when the qbus tree rooted at the sysbus bus is reset, and
this isn't being changed here.
All the changes to the files under target/ were made using the
included Coccinelle script, except:
(1) the deletion of the now-inaccurate and not terribly useful
"CPUClass::reset" comments was done with a perl one-liner afterwards:
perl -n -i -e '/ CPUClass::reset/ or print' target/*/*.c
(2) this bit of the s390 change was done by hand, because the
Coccinelle script is not sophisticated enough to handle the
parent_reset call being inside another function:
| @@ -96,8 +96,9 @@ static void s390_cpu_reset(CPUState *s, cpu_reset_type type)
| S390CPU *cpu = S390_CPU(s);
| S390CPUClass *scc = S390_CPU_GET_CLASS(cpu);
| CPUS390XState *env = &cpu->env;
|+ DeviceState *dev = DEVICE(s);
|
|- scc->parent_reset(s);
|+ scc->parent_reset(dev);
| cpu->env.sigp_order = 0;
| s390_cpu_set_state(S390_CPU_STATE_STOPPED, cpu);
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Message-Id: <20200303100511.5498-1-peter.maydell@linaro.org>
Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Tested-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Signed-off-by: Eduardo Habkost <ehabkost@redhat.com>
2020-03-03 11:05:11 +01:00
|
|
|
device_class_set_parent_reset(dc, mb_cpu_reset, &mcc->parent_reset);
|
2013-01-20 19:03:32 +01:00
|
|
|
|
2017-08-24 18:31:35 +02:00
|
|
|
cc->class_by_name = mb_cpu_class_by_name;
|
2013-08-25 18:53:55 +02:00
|
|
|
cc->has_work = mb_cpu_has_work;
|
2021-02-04 17:39:23 +01:00
|
|
|
|
2013-05-27 01:33:50 +02:00
|
|
|
cc->dump_state = mb_cpu_dump_state;
|
2013-06-21 19:09:18 +02:00
|
|
|
cc->set_pc = mb_cpu_set_pc;
|
2013-06-29 04:18:45 +02:00
|
|
|
cc->gdb_read_register = mb_cpu_gdb_read_register;
|
|
|
|
cc->gdb_write_register = mb_cpu_gdb_write_register;
|
2021-02-04 17:39:23 +01:00
|
|
|
|
2019-04-02 11:06:02 +02:00
|
|
|
#ifndef CONFIG_USER_ONLY
|
2013-01-20 19:03:32 +01:00
|
|
|
dc->vmsd = &vmstate_mb_cpu;
|
2021-05-17 12:51:31 +02:00
|
|
|
cc->sysemu_ops = &mb_sysemu_ops;
|
2020-09-03 06:41:00 +02:00
|
|
|
#endif
|
2020-01-10 16:30:32 +01:00
|
|
|
device_class_set_props(dc, mb_properties);
|
2020-05-13 20:08:46 +02:00
|
|
|
cc->gdb_num_core_regs = 32 + 27;
|
2015-06-24 05:57:36 +02:00
|
|
|
|
|
|
|
cc->disas_set_info = mb_disas_set_info;
|
2021-02-04 17:39:23 +01:00
|
|
|
cc->tcg_ops = &mb_tcg_ops;
|
2012-04-12 02:17:53 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
static const TypeInfo mb_cpu_type_info = {
|
|
|
|
.name = TYPE_MICROBLAZE_CPU,
|
|
|
|
.parent = TYPE_CPU,
|
|
|
|
.instance_size = sizeof(MicroBlazeCPU),
|
2012-04-12 02:34:40 +02:00
|
|
|
.instance_init = mb_cpu_initfn,
|
2012-04-12 02:17:53 +02:00
|
|
|
.class_size = sizeof(MicroBlazeCPUClass),
|
|
|
|
.class_init = mb_cpu_class_init,
|
|
|
|
};
|
|
|
|
|
|
|
|
static void mb_cpu_register_types(void)
|
|
|
|
{
|
|
|
|
type_register_static(&mb_cpu_type_info);
|
|
|
|
}
|
|
|
|
|
|
|
|
type_init(mb_cpu_register_types)
|