Jan Beulich 1187cf29b1 x86/Intel: don't mistake riz/eiz as base register
Just like we make rsp/esp a base register even if it comes second, make
riz/eiz an index register even if it comes first.
2017-11-13 12:20:30 +01:00
..
2017-11-07 17:00:37 +10:30
2017-11-07 17:00:37 +10:30
2017-11-07 17:00:37 +10:30
2017-11-07 17:00:37 +10:30
2017-11-07 17:00:37 +10:30
2017-02-28 13:20:21 +10:30
2017-11-07 17:00:37 +10:30
2017-07-18 16:58:14 +01:00
2017-07-18 16:58:14 +01:00
2017-11-07 17:00:37 +10:30
2017-11-08 14:33:48 +10:30
2017-11-07 17:00:37 +10:30