Richard Henderson 414c54d515 target/arm: Add ID_AA64SMFR0_EL1
This register is allocated from the existing block of id registers,
so it is already RES0 for cpus that do not implement SME.

Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20220607203306.657998-21-richard.henderson@linaro.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2022-06-08 19:38:59 +01:00
..
2022-06-08 19:38:47 +01:00
2022-05-19 16:19:02 +01:00
2022-06-08 19:38:59 +01:00
2022-06-08 19:38:47 +01:00
2022-06-08 19:38:59 +01:00
2022-05-09 11:47:54 +01:00
2020-09-09 09:27:09 -04:00
2022-06-08 19:38:59 +01:00
2022-05-19 16:19:02 +01:00