Mark Cave-Ayland 7f5d6517e3 mos6522: only clear the shift register interrupt upon write
According to the 6522 datasheet the shift register (SR) interrupt flag is
cleared upon write with no mention of any other interrupt flags.

Signed-off-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
2018-06-16 16:32:33 +10:00
..
2018-06-16 16:32:33 +10:00
2016-01-29 15:07:23 +00:00
2016-05-19 16:42:29 +02:00
2016-06-14 15:59:14 +01:00
2016-01-29 15:07:22 +00:00
2017-06-02 05:54:43 +01:00
2017-12-18 17:07:02 +03:00
2016-05-19 16:42:29 +02:00
2018-06-01 14:15:10 +02:00
2016-06-14 15:59:14 +01:00
2016-06-16 18:39:03 +02:00
2018-06-08 13:15:32 +01:00
2016-01-29 15:07:22 +00:00
2018-06-01 14:15:10 +02:00
2017-06-02 05:54:43 +01:00
2016-05-19 16:42:29 +02:00