2011-07-12 10:45:45 +02:00
|
|
|
|
2011-07-12 Nick Clifton <nickc@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
* arm-dis.c (print_insn_arm): Revert previous, undocumented,
|
|
|
|
|
|
accidental change.
|
|
|
|
|
|
|
2011-07-01 18:11:27 +02:00
|
|
|
|
2011-07-01 Nick Clifton <nickc@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
PR binutils/12329
|
|
|
|
|
|
* avr-dis.c (avr_operand): Fix disassembly of ELPM, LPM and SPM
|
|
|
|
|
|
insns using post-increment addressing.
|
|
|
|
|
|
|
2011-07-01 03:34:35 +02:00
|
|
|
|
2011-06-30 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
* i386-dis.c (vex_len_table): Update rorxS.
|
|
|
|
|
|
|
2011-06-30 17:44:55 +02:00
|
|
|
|
2011-06-30 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
AVX Programming Reference (June, 2011)
|
|
|
|
|
|
* i386-dis.c (vex_len_table): Correct rorxS.
|
|
|
|
|
|
|
|
|
|
|
|
* i386-opc.tbl: Correct rorx.
|
|
|
|
|
|
* i386-tbl.h: Regenerated.
|
|
|
|
|
|
|
2011-06-29 22:46:11 +02:00
|
|
|
|
2011-06-29 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
* tilegx-opc.c (find_opcode): Replace "index" with "i".
|
|
|
|
|
|
* tilepro-opc.c (find_opcode): Likewise.
|
|
|
|
|
|
|
2011-06-29 22:42:48 +02:00
|
|
|
|
2011-06-29 Richard Sandiford <rdsandiford@googlemail.com>
|
|
|
|
|
|
|
|
|
|
|
|
* mips16-opc.c (jalrc, jrc): Move earlier in file.
|
|
|
|
|
|
|
2011-06-21 19:56:46 +02:00
|
|
|
|
2011-06-21 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
* i386-dis.c (prefix_table): Re-indent PREFIX_VEX_0F388C and
|
|
|
|
|
|
PREFIX_VEX_0F388E.
|
|
|
|
|
|
|
2011-06-17 17:06:46 +02:00
|
|
|
|
2011-06-17 Andreas Schwab <schwab@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
* Makefile.am (MAINTAINERCLEANFILES): Move s390-opc.tab ...
|
|
|
|
|
|
(MOSTLYCLEANFILES): ... here.
|
|
|
|
|
|
* Makefile.in: Regenerate.
|
|
|
|
|
|
|
2011-06-14 07:11:52 +02:00
|
|
|
|
2011-06-14 Alan Modra <amodra@gmail.com>
|
|
|
|
|
|
|
|
|
|
|
|
* Makefile.in: Regenerate.
|
|
|
|
|
|
|
* Makefile.am (ALL_MACHINES): Add cpu-tilegx.lo and cpu-tilepro.lo.
(ALL_MACHINE_CFILES): Add cpu-tilegx.c and cpu-tilepro.c.
(BFD32_BACKENDS): Add elf32-tilegx.lo, elf32-tilepro.lo,
and elfxx-tilegx.lo.
(BFD32_BACKENDS_CFILES): Add elf32-tilegx.c elf32-tilepro.c, and
elfxx-tilegx.c.
(BFD64_BACKENDS): Add elf64-tilegx.lo.
(BFD64_BACKENDS_CFILES): Add elf64-tilegx.c.
* Makefile.in: Regenerate.
* arctures.c (bfd_architecture): Define bfd_arch_tilepro,
bfd_arch_tilegx, bfd_mach_tilepro, bfd_mach_tilegx.
(bfd_arch_info): Add bfd_tilegx_arch, bfd_tilepro_arch.
(bfd_archures_list): Add bfd_tilegx_arch, bfd_tilepro_arch.
bfd-in2.h: Regenerate.
* config.bfd: Handle tilegx-*-* and tilepro-*-*.
* configure.in: Handle bfd_elf32_tilegx_vec, bfd_elf32_tilepro_vec,
and bfd_elf64_tilegx_vec.
* configure: Regenerate.
* elf-bfd.h (enum elf_target_id): Define TILEGX_ELF_DATA and
TILEPRO_ELF_DATA.
* libbfd.h: Regenerate.
* reloc.c: Add BFD_RELOC_TILEPRO_{COPY, GLOB_DAT, JMP_SLOT,
RELATIVE, BROFF_X1, JOFFLONG_X1, JOFFLONG_X1_PLT, IMM8_X0,
IMM8_Y0, IMM8_X1, IMM8_Y1, DEST_IMM8_X1, MT_IMM15_X1, MF_IMM15_X1,
IMM16_X0, IMM16_X1, IMM16_X0_LO, IMM16_X1_LO, IMM16_X0_HI,
IMM16_X1_HI, IMM16_X0_HA, IMM16_X1_HA, IMM16_X0_PCREL,
IMM16_X1_PCREL, IMM16_X0_LO_PCREL, IMM16_X1_LO_PCREL,
IMM16_X0_HI_PCREL, IMM16_X1_HI_PCREL, IMM16_X0_HA_PCREL,
IMM16_X1_HA_PCREL, IMM16_X0_GOT, IMM16_X1_GOT, IMM16_X0_GOT_LO,
IMM16_X1_GOT_LO, IMM16_X0_GOT_HI, IMM16_X1_GOT_HI,
IMM16_X0_GOT_HA, IMM16_X1_GOT_HA, MMSTART_X0, MMEND_X0,
MMSTART_X1, MMEND_X1, SHAMT_X0, SHAMT_X1, SHAMT_Y0, SHAMT_Y1,
IMM16_X0_TLS_GD, IMM16_X1_TLS_GD, IMM16_X0_TLS_GD_LO,
IMM16_X1_TLS_GD_LO, IMM16_X0_TLS_GD_HI, IMM16_X1_TLS_GD_HI,
IMM16_X0_TLS_GD_HA, IMM16_X1_TLS_GD_HA, IMM16_X0_TLS_IE,
IMM16_X1_TLS_IE, IMM16_X0_TLS_IE_LO, IMM16_X1_TLS_IE_LO,
IMM16_X0_TLS_IE_HI, IMM16_X1_TLS_IE_HI, IMM16_X0_TLS_IE_HA,
IMM16_X1_TLS_IE_HA, TLS_DTPMOD32, TLS_DTPOFF32, TLS_TPOFF32}
Add BFD_RELOC_TILEGX_{HW0, HW1, HW2, HW3, HW0_LAST, HW1_LAST,
HW2_LAST, COPY, GLOB_DAT, JMP_SLOT, RELATIVE, BROFF_X1,
JUMPOFF_X1, JUMPOFF_X1_PLT, IMM8_X0, IMM8_Y0, IMM8_X1, IMM8_Y1,
DEST_IMM8_X1, MT_IMM14_X1, MF_IMM14_X1, MMSTART_X0, MMEND_X0,
SHAMT_X0, SHAMT_X1, SHAMT_Y0, SHAMT_Y1, IMM16_X0_HW0,
IMM16_X1_HW0, IMM16_X0_HW1, IMM16_X1_HW1, IMM16_X0_HW2,
IMM16_X1_HW2, IMM16_X0_HW3, IMM16_X1_HW3, IMM16_X0_HW0_LAST,
IMM16_X1_HW0_LAST, IMM16_X0_HW1_LAST, IMM16_X1_HW1_LAST,
IMM16_X0_HW2_LAST, IMM16_X1_HW2_LAST, IMM16_X0_HW0_PCREL,
IMM16_X1_HW0_PCREL, IMM16_X0_HW1_PCREL, IMM16_X1_HW1_PCREL,
IMM16_X0_HW2_PCREL, IMM16_X1_HW2_PCREL, IMM16_X0_HW3_PCREL,
IMM16_X1_HW3_PCREL, IMM16_X0_HW0_LAST_PCREL,
IMM16_X1_HW0_LAST_PCREL, IMM16_X0_HW1_LAST_PCREL,
IMM16_X1_HW1_LAST_PCREL, IMM16_X0_HW2_LAST_PCREL,
IMM16_X1_HW2_LAST_PCREL, IMM16_X0_HW0_GOT, IMM16_X1_HW0_GOT,
IMM16_X0_HW1_GOT, IMM16_X1_HW1_GOT, IMM16_X0_HW2_GOT,
IMM16_X1_HW2_GOT, IMM16_X0_HW3_GOT, IMM16_X1_HW3_GOT,
IMM16_X0_HW0_LAST_GOT, IMM16_X1_HW0_LAST_GOT,
IMM16_X0_HW1_LAST_GOT, IMM16_X1_HW1_LAST_GOT,
IMM16_X0_HW2_LAST_GOT, IMM16_X1_HW2_LAST_GOT, IMM16_X0_HW0_TLS_GD,
IMM16_X1_HW0_TLS_GD, IMM16_X0_HW1_TLS_GD, IMM16_X1_HW1_TLS_GD,
IMM16_X0_HW2_TLS_GD, IMM16_X1_HW2_TLS_GD, IMM16_X0_HW3_TLS_GD,
IMM16_X1_HW3_TLS_GD, IMM16_X0_HW0_LAST_TLS_GD,
IMM16_X1_HW0_LAST_TLS_GD, IMM16_X0_HW1_LAST_TLS_GD,
IMM16_X1_HW1_LAST_TLS_GD, IMM16_X0_HW2_LAST_TLS_GD,
IMM16_X1_HW2_LAST_TLS_GD, IMM16_X0_HW0_TLS_IE,
IMM16_X1_HW0_TLS_IE, IMM16_X0_HW1_TLS_IE, IMM16_X1_HW1_TLS_IE,
IMM16_X0_HW2_TLS_IE, IMM16_X1_HW2_TLS_IE, IMM16_X0_HW3_TLS_IE,
IMM16_X1_HW3_TLS_IE, IMM16_X0_HW0_LAST_TLS_IE,
IMM16_X1_HW0_LAST_TLS_IE, IMM16_X0_HW1_LAST_TLS_IE,
IMM16_X1_HW1_LAST_TLS_IE, IMM16_X0_HW2_LAST_TLS_IE,
IMM16_X1_HW2_LAST_TLS_IE, TLS_DTPMOD64, TLS_DTPOFF64, TLS_TPOFF64,
TLS_DTPMOD32, TLS_DTPOFF32, TLS_TPOFF32}
* targets.c (bfd_elf32_tilegx_vec): Declare.
(bfd_elf32_tilepro_vec): Declare.
(bfd_elf64_tilegx_vec): Declare.
(bfd_target_vector): Add bfd_elf32_tilegx_vec, bfd_elf32_tilepro_vec,
and bfd_elf64_tilegx_vec.
* cpu-tilegx.c: New file.
* cpu-tilepro.c: New file.
* elf32-tilepro.h: New file.
* elf32-tilepro.c: New file.
* elf32-tilegx.c: New file.
* elf32-tilegx.h: New file.
* elf64-tilegx.c: New file.
* elf64-tilegx.h: New file.
* elfxx-tilegx.c: New file.
* elfxx-tilegx.h: New file.
* Makefile.am (TARGET_CPU_CFILES): Add config/tc-tilegx.c and
config/tc-tilepro.c.
(TARGET_CPU_HFILES): Add config/tc-tilegx.h and
config/tc-tilepro.h.
* Makefile.in: Regenerate.
* configure.tgt (tilepro-*-*): New.
(tilegx-*-*): Likewise.
* config/tc-tilegx.c: New file.
* config/tc-tilegx.h: Likewise.
* config/tc-tilepro.h: Likewise.
* config/tc-tilepro.c: Likewise.
* doc/Makefile.am (CPU_DOCS): Add c-tilegx.texi and
c-tilepro.texi.
* doc/Makefile.in: Regenerate.
* doc/all.texi (TILEGX): Define.
(TILEPRO): Define.
* doc/as.texinfo: Add Tile-Gx and TILEPro documentation. Include
c-tilegx.texi and c-tilepro.texi.
* doc/c-tilegx.texi: New.
* doc/c-tilepro.texi: New.
* gas/tilepro/t_constants.s: New file.
* gas/tilepro/t_constants.d: Likewise.
* gas/tilepro/t_insns.s: Likewise.
* gas/tilepro/tilepro.exp: Likewise.
* gas/tilepro/t_insns.d: Likewise.
* gas/tilegx/tilegx.exp: Likewise.
* gas/tilegx/t_insns.d: Likewise.
* gas/tilegx/t_insns.s: Likewise.
* dis-asm.h (print_insn_tilegx): Declare.
(print_insn_tilepro): Likewise.
* tilegx.h: New file.
* tilepro.h: New file.
* common.h: Add EM_TILEGX.
* tilegx.h: New file.
* tilepro.h: New file.
* Makefile.am (ALL_EMULATION_SOURCES): Add eelf32tilegx.c and
eelf32tilepro.c.
(ALL_64_EMULATION_SOURCES): Add eelf64tilegx.c.
(eelf32tilegx.c): New target.
(eelf32tilepro.c): Likewise.
(eelf64tilegx.c): Likewise.
* Makefile.in: Regenerate.
* configure.tgt: Handle tilegx-*-* and tilepro-*-*.
* emulparams/elf32tilegx.sh: New file.
* emulparams/elf64tilegx.sh: New file.
* emulparams/elf32tilepro.sh: New file.
* ld-elf/eh5.d: Don't run on tile*.
* ld-srec/srec.exp: xfail on tile*.
* ld-tilegx/external.s: New file.
* ld-tilegx/reloc.d: New file.
* ld-tilegx/reloc.s: New file.
* ld-tilegx/tilegx.exp: New file.
* ld-tilepro/external.s: New file.
* ld-tilepro/reloc.d: New file.
* ld-tilepro/reloc.s: New file.
* ld-tilepro/tilepro.exp: New file.
* Makefile.am (TARGET_LIBOPCODES_CFILES): Add tilegx-dis.c,
tilegx-opc.c, tilepro-dis.c, and tilepro-opc.c.
* Makefile.in: Regenerate.
* configure.in: Handle bfd_tilegx_arch and bfd_tilepro_arch.
* configure: Regenerate.
* disassemble.c (disassembler): Add ARCH_tilegx and ARCH_tilepro.
* po/POTFILES.in: Regenerate.
* tilegx-dis.c: New file.
* tilegx-opc.c: New file.
* tilepro-dis.c: New file.
* tilepro-opc.c: New file.
2011-06-13 17:18:54 +02:00
|
|
|
|
2011-06-13 Walter Lee <walt@tilera.com>
|
|
|
|
|
|
|
|
|
|
|
|
* Makefile.am (TARGET_LIBOPCODES_CFILES): Add tilegx-dis.c,
|
|
|
|
|
|
tilegx-opc.c, tilepro-dis.c, and tilepro-opc.c.
|
|
|
|
|
|
* Makefile.in: Regenerate.
|
|
|
|
|
|
* configure.in: Handle bfd_tilegx_arch and bfd_tilepro_arch.
|
|
|
|
|
|
* configure: Regenerate.
|
|
|
|
|
|
* disassemble.c (disassembler): Add ARCH_tilegx and ARCH_tilepro.
|
|
|
|
|
|
* po/POTFILES.in: Regenerate.
|
|
|
|
|
|
* tilegx-dis.c: New file.
|
|
|
|
|
|
* tilegx-opc.c: New file.
|
|
|
|
|
|
* tilepro-dis.c: New file.
|
|
|
|
|
|
* tilepro-opc.c: New file.
|
|
|
|
|
|
|
Support AVX Programming Reference (June, 2011).
gas/
2011-06-10 H.J. Lu <hongjiu.lu@intel.com>
AVX Programming Reference (June, 2011)
* config/tc-i386.c (i386_error): Add invalid_vsib_address and
unsupported_vector_index_register.
(cpu_arch): Add .avx2, .bmi2, .lzcnt and .invpcid.
(check_VecOperands): New.
(match_template): Call check_VecOperands. Handle
invalid_vsib_address and unsupported_vector_index_register.
(build_modrm_byte): Support VecSIB. Check register-only source
operand when two source operands are swapped.
(i386_index_check): Allow Xmm/Ymm index registers.
* doc/c-i386.texi: Document avx2/.avx2, bmi2/.bmi2, lzcnt/.lzcnt
and invpcid./invpcid.
gas/testsuite/
2011-06-10 H.J. Lu <hongjiu.lu@intel.com>
AVX Programming Reference (June, 2011)
* gas/i386/arch-10-1.l: Updated.
* gas/i386/arch-10-2.l: Likewise.
* gas/i386/arch-10-3.l: Likewise.
* gas/i386/arch-10-4.l: Likewise.
* gas/i386/arch-10.s: Add LZCNT to comments.
* gas/i386/x86-64-arch-2.s: Likewise.
* gas/i386/arch-10-lzcnt.d: New.
* gas/i386/avx-gather-intel.d: Likewise.
* gas/i386/avx-gather.d: Likewise.
* gas/i386/avx-gather.s: Likewise.
* gas/i386/avx2-intel.d: Likewise.
* gas/i386/avx2.d: Likewise.
* gas/i386/avx2.s: Likewise
* gas/i386/avx256int-intel.d: Likewise.
* gas/i386/avx256int.d: Likewise.
* gas/i386/avx256int.s: Likewise.
* gas/i386/bmi2-intel.d: Likewise.
* gas/i386/bmi2.d: Likewise.
* gas/i386/bmi2.s: Likewise.
* gas/i386/inval-invpcid.l:Likewise.
* gas/i386/inval-invpcid.s: Likewise.
* gas/i386/invpcid-intel.d: Likewise.
* gas/i386/invpcid.d: Likewise.
* gas/i386/invpcid.s: Likewise.
* gas/i386/x86-64-arch-2-lzcnt.d: Likewise.
* gas/i386/x86-64-avx-gather-intel.d: Likewise.
* gas/i386/x86-64-avx-gather.d: Likewise.
* gas/i386/x86-64-avx-gather.s: Likewise.
* gas/i386/x86-64-avx2-intel.d: Likewise.
* gas/i386/x86-64-avx2.d: Likewise.
* gas/i386/x86-64-avx2.s: Likewise.
* gas/i386/x86-64-avx256int-intel.d: Likewise.
* gas/i386/x86-64-avx256int.d: Likewise.
* gas/i386/x86-64-avx256int.s: Likewise.
* gas/i386/x86-64-bmi2-intel.d: Likewise.
* gas/i386/x86-64-bmi2.d: Likewise.
* gas/i386/x86-64-bmi2.s: Likewise.
* gas/i386/x86-64-inval-invpcid.l: Likewise.
* gas/i386/x86-64-inval-invpcid.s: Likewise.
* gas/i386/x86-64-invpcid-intel.d: Likewise.
* gas/i386/x86-64-invpcid.d: Likewise.
* gas/i386/x86-64-invpcid.s: Likewise.
opcodes/
2011-06-10 H.J. Lu <hongjiu.lu@intel.com>
AVX Programming Reference (June, 2011)
* i386-dis.c (XMGatherQ): New.
* i386-dis.c (EXxmm_mb): New.
(EXxmm_mb): Likewise.
(EXxmm_mw): Likewise.
(EXxmm_md): Likewise.
(EXxmm_mq): Likewise.
(EXxmmdw): Likewise.
(EXxmmqd): Likewise.
(VexGatherQ): Likewise.
(MVexVSIBDWpX): Likewise.
(MVexVSIBQWpX): Likewise.
(xmm_mb_mode): Likewise.
(xmm_mw_mode): Likewise.
(xmm_md_mode): Likewise.
(xmm_mq_mode): Likewise.
(xmmdw_mode): Likewise.
(xmmqd_mode): Likewise.
(ymmxmm_mode): Likewise.
(vex_vsib_d_w_dq_mode): Likewise.
(vex_vsib_q_w_dq_mode): Likewise.
(MOD_VEX_0F385A_PREFIX_2): Likewise.
(MOD_VEX_0F388C_PREFIX_2): Likewise.
(MOD_VEX_0F388E_PREFIX_2): Likewise.
(PREFIX_0F3882): Likewise.
(PREFIX_VEX_0F3816): Likewise.
(PREFIX_VEX_0F3836): Likewise.
(PREFIX_VEX_0F3845): Likewise.
(PREFIX_VEX_0F3846): Likewise.
(PREFIX_VEX_0F3847): Likewise.
(PREFIX_VEX_0F3858): Likewise.
(PREFIX_VEX_0F3859): Likewise.
(PREFIX_VEX_0F385A): Likewise.
(PREFIX_VEX_0F3878): Likewise.
(PREFIX_VEX_0F3879): Likewise.
(PREFIX_VEX_0F388C): Likewise.
(PREFIX_VEX_0F388E): Likewise.
(PREFIX_VEX_0F3890..PREFIX_VEX_0F3893): Likewise.
(PREFIX_VEX_0F38F5): Likewise.
(PREFIX_VEX_0F38F6): Likewise.
(PREFIX_VEX_0F3A00): Likewise.
(PREFIX_VEX_0F3A01): Likewise.
(PREFIX_VEX_0F3A02): Likewise.
(PREFIX_VEX_0F3A38): Likewise.
(PREFIX_VEX_0F3A39): Likewise.
(PREFIX_VEX_0F3A46): Likewise.
(PREFIX_VEX_0F3AF0): Likewise.
(VEX_LEN_0F3816_P_2): Likewise.
(VEX_LEN_0F3819_P_2): Likewise.
(VEX_LEN_0F3836_P_2): Likewise.
(VEX_LEN_0F385A_P_2_M_0): Likewise.
(VEX_LEN_0F38F5_P_0): Likewise.
(VEX_LEN_0F38F5_P_1): Likewise.
(VEX_LEN_0F38F5_P_3): Likewise.
(VEX_LEN_0F38F6_P_3): Likewise.
(VEX_LEN_0F38F7_P_1): Likewise.
(VEX_LEN_0F38F7_P_2): Likewise.
(VEX_LEN_0F38F7_P_3): Likewise.
(VEX_LEN_0F3A00_P_2): Likewise.
(VEX_LEN_0F3A01_P_2): Likewise.
(VEX_LEN_0F3A38_P_2): Likewise.
(VEX_LEN_0F3A39_P_2): Likewise.
(VEX_LEN_0F3A46_P_2): Likewise.
(VEX_LEN_0F3AF0_P_3): Likewise.
(VEX_W_0F3816_P_2): Likewise.
(VEX_W_0F3818_P_2): Likewise.
(VEX_W_0F3819_P_2): Likewise.
(VEX_W_0F3836_P_2): Likewise.
(VEX_W_0F3846_P_2): Likewise.
(VEX_W_0F3858_P_2): Likewise.
(VEX_W_0F3859_P_2): Likewise.
(VEX_W_0F385A_P_2_M_0): Likewise.
(VEX_W_0F3878_P_2): Likewise.
(VEX_W_0F3879_P_2): Likewise.
(VEX_W_0F3A00_P_2): Likewise.
(VEX_W_0F3A01_P_2): Likewise.
(VEX_W_0F3A02_P_2): Likewise.
(VEX_W_0F3A38_P_2): Likewise.
(VEX_W_0F3A39_P_2): Likewise.
(VEX_W_0F3A46_P_2): Likewise.
(MOD_VEX_0F3818_PREFIX_2): Removed.
(MOD_VEX_0F3819_PREFIX_2): Likewise.
(VEX_LEN_0F60_P_2..VEX_LEN_0F6D_P_2): Likewise.
(VEX_LEN_0F70_P_1..VEX_LEN_0F76_P_2): Likewise.
(VEX_LEN_0FD1_P_2..VEX_LEN_0FD5_P_2): Likewise.
(VEX_LEN_0FD7_P_2_M_1..VEX_LEN_0F3819_P_2_M_0): Likewise.
(VEX_LEN_0F381C_P_2..VEX_LEN_0F3840_P_2): Likewise.
(VEX_LEN_0F3A0E_P_2): Likewise.
(VEX_LEN_0F3A0F_P_2): Likewise.
(VEX_LEN_0F3A42_P_2): Likewise.
(VEX_LEN_0F3A4C_P_2): Likewise.
(VEX_W_0F3818_P_2_M_0): Likewise.
(VEX_W_0F3819_P_2_M_0): Likewise.
(prefix_table): Updated.
(three_byte_table): Likewise.
(vex_table): Likewise.
(vex_len_table): Likewise.
(vex_w_table): Likewise.
(mod_table): Likewise.
(putop): Handle "LW".
(intel_operand_size): Handle xmm_mb_mode, xmm_mw_mode,
xmm_md_mode, xmm_mq_mode, xmmdw_mode, xmmqd_mode, ymmxmm_mode,
vex_vsib_d_w_dq_mode, vex_vsib_q_w_dq_mode.
(OP_EX): Likewise.
(OP_E_memory): Handle vex_vsib_d_w_dq_mode and
vex_vsib_q_w_dq_mode.
(OP_XMM): Handle vex_vsib_q_w_dq_mode.
(OP_VEX): Likewise.
* i386-gen.c (cpu_flag_init): Add CpuAVX2 to CPU_ANY_SSE_FLAGS
and CPU_ANY_AVX_FLAGS. Add CPU_BMI2_FLAGS, CPU_LZCNT_FLAGS,
CPU_INVPCID_FLAGS and CPU_AVX2_FLAGS.
(cpu_flags): Add CpuAVX2, CpuBMI2, CpuLZCNT and CpuINVPCID.
(opcode_modifiers): Add VecSIB.
* i386-opc.h (CpuAVX2): New.
(CpuBMI2): Likewise.
(CpuLZCNT): Likewise.
(CpuINVPCID): Likewise.
(VecSIB128): Likewise.
(VecSIB256): Likewise.
(VecSIB): Likewise.
(i386_cpu_flags): Add cpuavx2, cpubmi2, cpulzcnt and cpuinvpcid.
(i386_opcode_modifier): Add vecsib.
* i386-opc.tbl: Add invpcid, AVX2 and BMI2 instructions.
* i386-init.h: Regenerated.
* i386-tbl.h: Likewise.
2011-06-10 23:27:40 +02:00
|
|
|
|
2011-06-10 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
AVX Programming Reference (June, 2011)
|
|
|
|
|
|
* i386-dis.c (XMGatherQ): New.
|
|
|
|
|
|
* i386-dis.c (EXxmm_mb): New.
|
|
|
|
|
|
(EXxmm_mb): Likewise.
|
|
|
|
|
|
(EXxmm_mw): Likewise.
|
|
|
|
|
|
(EXxmm_md): Likewise.
|
|
|
|
|
|
(EXxmm_mq): Likewise.
|
|
|
|
|
|
(EXxmmdw): Likewise.
|
|
|
|
|
|
(EXxmmqd): Likewise.
|
|
|
|
|
|
(VexGatherQ): Likewise.
|
|
|
|
|
|
(MVexVSIBDWpX): Likewise.
|
|
|
|
|
|
(MVexVSIBQWpX): Likewise.
|
|
|
|
|
|
(xmm_mb_mode): Likewise.
|
|
|
|
|
|
(xmm_mw_mode): Likewise.
|
|
|
|
|
|
(xmm_md_mode): Likewise.
|
|
|
|
|
|
(xmm_mq_mode): Likewise.
|
|
|
|
|
|
(xmmdw_mode): Likewise.
|
|
|
|
|
|
(xmmqd_mode): Likewise.
|
|
|
|
|
|
(ymmxmm_mode): Likewise.
|
|
|
|
|
|
(vex_vsib_d_w_dq_mode): Likewise.
|
|
|
|
|
|
(vex_vsib_q_w_dq_mode): Likewise.
|
|
|
|
|
|
(MOD_VEX_0F385A_PREFIX_2): Likewise.
|
|
|
|
|
|
(MOD_VEX_0F388C_PREFIX_2): Likewise.
|
|
|
|
|
|
(MOD_VEX_0F388E_PREFIX_2): Likewise.
|
|
|
|
|
|
(PREFIX_0F3882): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F3816): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F3836): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F3845): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F3846): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F3847): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F3858): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F3859): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F385A): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F3878): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F3879): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F388C): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F388E): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F3890..PREFIX_VEX_0F3893): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F38F5): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F38F6): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F3A00): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F3A01): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F3A02): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F3A38): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F3A39): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F3A46): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_0F3AF0): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F3816_P_2): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F3819_P_2): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F3836_P_2): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F385A_P_2_M_0): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F38F5_P_0): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F38F5_P_1): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F38F5_P_3): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F38F6_P_3): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F38F7_P_1): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F38F7_P_2): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F38F7_P_3): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F3A00_P_2): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F3A01_P_2): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F3A38_P_2): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F3A39_P_2): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F3A46_P_2): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F3AF0_P_3): Likewise.
|
|
|
|
|
|
(VEX_W_0F3816_P_2): Likewise.
|
|
|
|
|
|
(VEX_W_0F3818_P_2): Likewise.
|
|
|
|
|
|
(VEX_W_0F3819_P_2): Likewise.
|
|
|
|
|
|
(VEX_W_0F3836_P_2): Likewise.
|
|
|
|
|
|
(VEX_W_0F3846_P_2): Likewise.
|
|
|
|
|
|
(VEX_W_0F3858_P_2): Likewise.
|
|
|
|
|
|
(VEX_W_0F3859_P_2): Likewise.
|
|
|
|
|
|
(VEX_W_0F385A_P_2_M_0): Likewise.
|
|
|
|
|
|
(VEX_W_0F3878_P_2): Likewise.
|
|
|
|
|
|
(VEX_W_0F3879_P_2): Likewise.
|
|
|
|
|
|
(VEX_W_0F3A00_P_2): Likewise.
|
|
|
|
|
|
(VEX_W_0F3A01_P_2): Likewise.
|
|
|
|
|
|
(VEX_W_0F3A02_P_2): Likewise.
|
|
|
|
|
|
(VEX_W_0F3A38_P_2): Likewise.
|
|
|
|
|
|
(VEX_W_0F3A39_P_2): Likewise.
|
|
|
|
|
|
(VEX_W_0F3A46_P_2): Likewise.
|
|
|
|
|
|
(MOD_VEX_0F3818_PREFIX_2): Removed.
|
|
|
|
|
|
(MOD_VEX_0F3819_PREFIX_2): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F60_P_2..VEX_LEN_0F6D_P_2): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F70_P_1..VEX_LEN_0F76_P_2): Likewise.
|
|
|
|
|
|
(VEX_LEN_0FD1_P_2..VEX_LEN_0FD5_P_2): Likewise.
|
|
|
|
|
|
(VEX_LEN_0FD7_P_2_M_1..VEX_LEN_0F3819_P_2_M_0): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F381C_P_2..VEX_LEN_0F3840_P_2): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F3A0E_P_2): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F3A0F_P_2): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F3A42_P_2): Likewise.
|
|
|
|
|
|
(VEX_LEN_0F3A4C_P_2): Likewise.
|
|
|
|
|
|
(VEX_W_0F3818_P_2_M_0): Likewise.
|
|
|
|
|
|
(VEX_W_0F3819_P_2_M_0): Likewise.
|
|
|
|
|
|
(prefix_table): Updated.
|
|
|
|
|
|
(three_byte_table): Likewise.
|
|
|
|
|
|
(vex_table): Likewise.
|
|
|
|
|
|
(vex_len_table): Likewise.
|
|
|
|
|
|
(vex_w_table): Likewise.
|
|
|
|
|
|
(mod_table): Likewise.
|
|
|
|
|
|
(putop): Handle "LW".
|
|
|
|
|
|
(intel_operand_size): Handle xmm_mb_mode, xmm_mw_mode,
|
|
|
|
|
|
xmm_md_mode, xmm_mq_mode, xmmdw_mode, xmmqd_mode, ymmxmm_mode,
|
|
|
|
|
|
vex_vsib_d_w_dq_mode, vex_vsib_q_w_dq_mode.
|
|
|
|
|
|
(OP_EX): Likewise.
|
|
|
|
|
|
(OP_E_memory): Handle vex_vsib_d_w_dq_mode and
|
|
|
|
|
|
vex_vsib_q_w_dq_mode.
|
|
|
|
|
|
(OP_XMM): Handle vex_vsib_q_w_dq_mode.
|
|
|
|
|
|
(OP_VEX): Likewise.
|
|
|
|
|
|
|
|
|
|
|
|
* i386-gen.c (cpu_flag_init): Add CpuAVX2 to CPU_ANY_SSE_FLAGS
|
|
|
|
|
|
and CPU_ANY_AVX_FLAGS. Add CPU_BMI2_FLAGS, CPU_LZCNT_FLAGS,
|
|
|
|
|
|
CPU_INVPCID_FLAGS and CPU_AVX2_FLAGS.
|
|
|
|
|
|
(cpu_flags): Add CpuAVX2, CpuBMI2, CpuLZCNT and CpuINVPCID.
|
|
|
|
|
|
(opcode_modifiers): Add VecSIB.
|
|
|
|
|
|
|
|
|
|
|
|
* i386-opc.h (CpuAVX2): New.
|
|
|
|
|
|
(CpuBMI2): Likewise.
|
|
|
|
|
|
(CpuLZCNT): Likewise.
|
|
|
|
|
|
(CpuINVPCID): Likewise.
|
|
|
|
|
|
(VecSIB128): Likewise.
|
|
|
|
|
|
(VecSIB256): Likewise.
|
|
|
|
|
|
(VecSIB): Likewise.
|
|
|
|
|
|
(i386_cpu_flags): Add cpuavx2, cpubmi2, cpulzcnt and cpuinvpcid.
|
|
|
|
|
|
(i386_opcode_modifier): Add vecsib.
|
|
|
|
|
|
|
|
|
|
|
|
* i386-opc.tbl: Add invpcid, AVX2 and BMI2 instructions.
|
|
|
|
|
|
* i386-init.h: Regenerated.
|
|
|
|
|
|
* i386-tbl.h: Likewise.
|
|
|
|
|
|
|
2011-06-03 22:06:20 +02:00
|
|
|
|
2011-06-03 Quentin Neill <quentin.neill@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
* i386-gen.c (cpu_flag_init): Add CpuF16C to CPU_BDVER2_FLAGS.
|
|
|
|
|
|
* i386-init.h: Regenerated.
|
|
|
|
|
|
|
2011-06-03 12:04:03 +02:00
|
|
|
|
2011-06-03 Nick Clifton <nickc@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
PR binutils/12752
|
|
|
|
|
|
* arm-dis.c (print_insn_coprocessor): Use bfd_vma type for
|
|
|
|
|
|
computing address offsets.
|
|
|
|
|
|
(print_arm_address): Likewise.
|
|
|
|
|
|
(print_insn_arm): Likewise.
|
|
|
|
|
|
(print_insn_thumb16): Likewise.
|
|
|
|
|
|
(print_insn_thumb32): Likewise.
|
|
|
|
|
|
|
2011-06-02 17:32:10 +02:00
|
|
|
|
2011-06-02 Jie Zhang <jie@codesourcery.com>
|
|
|
|
|
|
Nathan Sidwell <nathan@codesourcery.com>
|
|
|
|
|
|
Maciej Rozycki <macro@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* arm-dis.c (print_insn_coprocessor): Explicitly print #-0
|
|
|
|
|
|
as address offset.
|
|
|
|
|
|
(print_arm_address): Likewise. Elide positive #0 appropriately.
|
|
|
|
|
|
(print_insn_arm): Likewise.
|
|
|
|
|
|
|
2011-06-03 12:04:03 +02:00
|
|
|
|
2011-06-02 Nick Clifton <nickc@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
PR gas/12752
|
|
|
|
|
|
* arm-dis.c (print_insn_thumb32): Do not sign extend addresses
|
|
|
|
|
|
passed to print_address_func.
|
|
|
|
|
|
|
2011-06-02 15:43:24 +02:00
|
|
|
|
2011-06-02 Nick Clifton <nickc@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
* arm-dis.c: Fix spelling mistakes.
|
|
|
|
|
|
* op/opcodes.pot: Regenerate.
|
|
|
|
|
|
|
2011-05-24 18:13:31 +02:00
|
|
|
|
2011-05-24 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>
|
|
|
|
|
|
|
|
|
|
|
|
* s390-opc.c: Replace S390_OPERAND_REG_EVEN with
|
|
|
|
|
|
S390_OPERAND_REG_PAIR. Fix INSTR_RRF_0UFEF instruction type.
|
|
|
|
|
|
* s390-opc.txt: Fix cxr instruction type.
|
|
|
|
|
|
|
2011-05-24 15:33:57 +02:00
|
|
|
|
2011-05-24 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>
|
|
|
|
|
|
|
|
|
|
|
|
* s390-opc.c: Add new instruction types marking register pair
|
|
|
|
|
|
operands.
|
|
|
|
|
|
* s390-opc.txt: Match instructions having register pair operands
|
|
|
|
|
|
to the new instruction types.
|
|
|
|
|
|
|
2011-05-19 13:10:59 +02:00
|
|
|
|
2011-05-19 Nick Clifton <nickc@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
* v850-opc.c (cmpf.[sd]): Reverse the order of the reg1 and reg2
|
|
|
|
|
|
operands.
|
|
|
|
|
|
|
2011-05-12 00:35:20 +02:00
|
|
|
|
2011-05-10 Quentin Neill <quentin.neill@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
* i386-gen.c (cpu_flag_init): Add new CPU_BDVER2_FLAGS.
|
|
|
|
|
|
* i386-init.h: Regenerated.
|
|
|
|
|
|
|
2011-04-27 12:02:27 +02:00
|
|
|
|
2011-04-27 Nick Clifton <nickc@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
* po/da.po: Updated Danish translation.
|
|
|
|
|
|
|
2011-04-26 01:11:21 +02:00
|
|
|
|
2011-04-26 Anton Blanchard <anton@samba.org>
|
|
|
|
|
|
|
|
|
|
|
|
* ppc-opc.c: (powerpc_opcodes): Enable icswx for POWER7.
|
|
|
|
|
|
|
2011-04-21 07:48:06 +02:00
|
|
|
|
2011-04-21 DJ Delorie <dj@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
* rx-decode.opc (rx_decode_opcode): Set the syntax for multi-byte NOPs.
|
|
|
|
|
|
* rx-decode.c: Regenerate.
|
|
|
|
|
|
|
2011-04-20 16:27:34 +02:00
|
|
|
|
2011-04-20 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
* i386-init.h: Regenerated.
|
|
|
|
|
|
|
2011-04-20 01:45:17 +02:00
|
|
|
|
2011-04-19 Quentin Neill <quentin.neill@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
* i386-gen.c (cpu_flag_init): Remove 3dnow and 3dnowa bits
|
|
|
|
|
|
from bdver1 flags.
|
|
|
|
|
|
|
2011-04-13 15:20:24 +02:00
|
|
|
|
2011-04-13 Nick Clifton <nickc@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
* v850-dis.c (disassemble): Always print a closing square brace if
|
|
|
|
|
|
an opening square brace was printed.
|
|
|
|
|
|
|
2011-04-12 18:01:48 +02:00
|
|
|
|
2011-04-12 Nick Clifton <nickc@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
PR binutils/12534
|
|
|
|
|
|
* arm-dis.c (thumb32_opcodes): Add %L suffix to LDRD and STRD insn
|
|
|
|
|
|
patterns.
|
|
|
|
|
|
(print_insn_thumb32): Handle %L.
|
|
|
|
|
|
|
2011-04-11 20:49:06 +02:00
|
|
|
|
2011-04-11 Julian Brown <julian@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* arm-dis.c (psr_name): Fix typo for BASEPRI_MAX.
|
|
|
|
|
|
(print_insn_thumb32): Add APSR bitmask support.
|
|
|
|
|
|
|
2011-04-08 13:42:19 +02:00
|
|
|
|
2011-04-07 Paul Carroll<pcarroll@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* arm-dis.c (print_insn): init vars moved into private_data structure.
|
|
|
|
|
|
|
2011-03-24 06:27:39 +01:00
|
|
|
|
2011-03-24 Mike Frysinger <vapier@gentoo.org>
|
|
|
|
|
|
|
|
|
|
|
|
* bfin-dis.c (decode_dsp32mac_0): Move MM zeroing down to MAC0 logic.
|
|
|
|
|
|
|
2011-03-22 19:10:48 +01:00
|
|
|
|
2011-03-22 Eric B. Weddington <eric.weddington@atmel.com>
|
|
|
|
|
|
|
|
|
|
|
|
* avr-dis.c (avr_operand): Add opcode_str parameter. Check for
|
|
|
|
|
|
post-increment to support LPM Z+ instruction. Add support for 'E'
|
|
|
|
|
|
constraint for DES instruction.
|
|
|
|
|
|
(print_insn_avr): Adjust calls to avr_operand. Rename variable.
|
|
|
|
|
|
|
include/elf/
* arm.h (R_ARM_IRELATIVE): New relocation.
bfd/
* reloc.c (BFD_RELOC_ARM_IRELATIVE): New relocation.
* bfd-in2.h: Regenerate.
* elf32-arm.c (elf32_arm_howto_table_2): Rename existing definition
to elf32_arm_howto_table_3 and replace with a single R_ARM_IRELATIVE
entry.
(elf32_arm_howto_from_type): Update accordingly.
(elf32_arm_reloc_map): Map BFD_RELOC_ARM_IRELATIVE to R_ARM_IRELATIVE.
(elf32_arm_reloc_name_lookup): Handle elf32_arm_howto_table_3.
(arm_plt_info): New structure, split out from elf32_arm_link_hash_entry
with an extra noncall_refcount field.
(arm_local_iplt_info): New structure.
(elf_arm_obj_tdata): Add local_iplt.
(elf32_arm_local_iplt): New accessor macro.
(elf32_arm_link_hash_entry): Replace plt_thumb_refcount,
plt_maybe_thumb_refcount and plt_got_offset with an arm_plt_info.
Change tls_type to a bitfield and add is_iplt.
(elf32_arm_link_hash_newfunc): Update accordingly.
(elf32_arm_allocate_local_sym_info): New function.
(elf32_arm_create_local_iplt): Likewise.
(elf32_arm_get_plt_info): Likewise.
(elf32_arm_plt_needs_thumb_stub_p): Likewise.
(elf32_arm_get_local_dynreloc_list): Likewise.
(create_ifunc_sections): Likewise.
(elf32_arm_copy_indirect_symbol): Update after the changes to
elf32_arm_link_hash_entry. Assert the is_iplt has not yet been set.
(arm_type_of_stub): Add an st_type argument. Use elf32_arm_get_plt_info
to get PLT information. Assert that all STT_GNU_IFUNC references
are turned into PLT references.
(arm_build_one_stub): Pass the symbol type to
elf32_arm_final_link_relocate.
(elf32_arm_size_stubs): Pass the symbol type to arm_type_of_stub.
(elf32_arm_allocate_irelocs): New function.
(elf32_arm_add_dynreloc): In static objects, use .rel.iplt for
all R_ARM_IRELATIVE.
(elf32_arm_allocate_plt_entry): New function.
(elf32_arm_populate_plt_entry): Likewise.
(elf32_arm_final_link_relocate): Add an st_type parameter.
Set srelgot to null for static objects. Use separate variables
to record which st_value and st_type should be used when generating
a dynamic relocation. Use elf32_arm_get_plt_info to find the
symbol's PLT information, setting has_iplt_entry, splt,
plt_offset and gotplt_offset accordingly. Check whether
STT_GNU_IFUNC symbols should resolve to an .iplt entry, and change
the relocation target accordingly. Broaden assert to include
.iplts. Don't set sreloc for static relocations. Assert that
we only generate dynamic R_ARM_RELATIVE relocations for R_ARM_ABS32
and R_ARM_ABS32_NOI. Generate R_ARM_IRELATIVE relocations instead
of R_ARM_RELATIVE relocations if the target is an STT_GNU_IFUNC
symbol. Pass the symbol type to arm_type_of_stub. Conditionally
resolve GOT references to the .igot.plt entry.
(elf32_arm_relocate_section): Update the call to
elf32_arm_final_link_relocate.
(elf32_arm_gc_sweep_hook): Use elf32_arm_get_plt_info to get PLT
information. Treat R_ARM_REL32 and R_ARM_REL32_NOI as call
relocations in shared libraries and relocatable executables.
Count non-call PLT references. Use elf32_arm_get_local_dynreloc_list
to get the list of dynamic relocations for a local symbol.
(elf32_arm_check_relocs): Always create ifunc sections. Set isym
at the same time as setting h. Use elf32_arm_allocate_local_sym_info
to allocate local symbol information. Treat R_ARM_REL32 and
R_ARM_REL32_NOI as call relocations in shared libraries and
relocatable executables. Record PLT information for local
STT_GNU_IFUNC functions as well as global functions. Count
non-call PLT references. Use elf32_arm_get_local_dynreloc_list
to get the list of dynamic relocations for a local symbol.
(elf32_arm_adjust_dynamic_symbol): Handle STT_GNU_IFUNC symbols.
Don't remove STT_GNU_IFUNC PLTs unless all references have been
removed. Update after the changes to elf32_arm_link_hash_entry.
(allocate_dynrelocs_for_symbol): Decide whether STT_GNU_IFUNC PLT
entries should live in .plt or .iplt. Check whether the .igot.plt
and .got entries can be combined. Use elf32_arm_allocate_plt_entry
to allocate .plt and .(i)got.plt entries. Detect which .got
entries will need R_ARM_IRELATIVE relocations and use
elf32_arm_allocate_irelocs to allocate them. Likewise other
non-.got dynamic relocations.
(elf32_arm_size_dynamic_sections): Allocate .iplt, .igot.plt
and dynamic relocations for local STT_GNU_IFUNC symbols.
Check whether the .igot.plt and .got entries can be combined.
Detect which .got entries will need R_ARM_IRELATIVE relocations
and use elf32_arm_allocate_irelocs to allocate them. Use stashed
section pointers intead of strcmp checks. Handle iplt and igotplt.
(elf32_arm_finish_dynamic_symbol): Use elf32_arm_populate_plt_entry
to fill in .plt, .got.plt and .rel(a).plt entries. Point
STT_GNU_IFUNC symbols at an .iplt entry if non-call relocations
resolve to it.
(elf32_arm_output_plt_map_1): New function, split out from
elf32_arm_output_plt_map. Handle .iplt entries. Use
elf32_arm_plt_needs_thumb_stub_p.
(elf32_arm_output_plt_map): Call it.
(elf32_arm_output_arch_local_syms): Add mapping symbols for
local .iplt entries.
(elf32_arm_swap_symbol_in): Handle Thumb STT_GNU_IFUNC symbols.
(elf32_arm_swap_symbol_out): Likewise.
(elf32_arm_add_symbol_hook): New function.
(elf_backend_add_symbol_hook): Define for all targets.
opcodes/
* arm-dis.c (get_sym_code_type): Treat STT_GNU_IFUNCs as code.
gas/
* config/tc-arm.c (md_pcrel_from_section): Use S_FORCE_RELOC to
determine whether a relocation is needed.
(md_apply_fix, arm_apply_sym_value): Likewise.
ld/testsuite/
* ld-arm/ifunc-1.s, ld-arm/ifunc-1.dd, ld-arm/ifunc-1.gd,
ld-arm/ifunc-1.rd, ld-arm/ifunc-2.s, ld-arm/ifunc-2.dd,
ld-arm/ifunc-2.gd, ld-arm/ifunc-2.rd, ld-arm/ifunc-3.s,
ld-arm/ifunc-3.dd, ld-arm/ifunc-3.gd, ld-arm/ifunc-3.rd,
ld-arm/ifunc-4.s, ld-arm/ifunc-4.dd, ld-arm/ifunc-4.gd,
ld-arm/ifunc-4.rd, ld-arm/ifunc-5.s, ld-arm/ifunc-5.dd,
ld-arm/ifunc-5.gd, ld-arm/ifunc-5.rd, ld-arm/ifunc-6.s,
ld-arm/ifunc-6.dd, ld-arm/ifunc-6.gd, ld-arm/ifunc-6.rd,
ld-arm/ifunc-7.s, ld-arm/ifunc-7.dd, ld-arm/ifunc-7.gd,
ld-arm/ifunc-7.rd, ld-arm/ifunc-8.s, ld-arm/ifunc-8.dd,
ld-arm/ifunc-8.gd, ld-arm/ifunc-8.rd, ld-arm/ifunc-9.s,
ld-arm/ifunc-9.dd, ld-arm/ifunc-9.gd, ld-arm/ifunc-9.rd,
ld-arm/ifunc-10.s, ld-arm/ifunc-10.dd, ld-arm/ifunc-10.gd,
ld-arm/ifunc-10.rd, ld-arm/ifunc-11.s, ld-arm/ifunc-11.dd,
ld-arm/ifunc-11.gd, ld-arm/ifunc-11.rd, ld-arm/ifunc-12.s,
ld-arm/ifunc-12.dd, ld-arm/ifunc-12.gd, ld-arm/ifunc-12.rd,
ld-arm/ifunc-13.s, ld-arm/ifunc-13.dd, ld-arm/ifunc-13.gd,
ld-arm/ifunc-13.rd, ld-arm/ifunc-14.s, ld-arm/ifunc-14.dd,
ld-arm/ifunc-14.gd, ld-arm/ifunc-14.rd, ld-arm/ifunc-15.s,
ld-arm/ifunc-15.dd, ld-arm/ifunc-15.gd, ld-arm/ifunc-15.rd,
ld-arm/ifunc-16.s, ld-arm/ifunc-16.dd, ld-arm/ifunc-16.gd,
ld-arm/ifunc-16.rd, ld-arm/ifunc-dynamic.ld,
ld-arm/ifunc-static.ld: New tests.
* ld-arm/farcall-group.d, ld-arm/farcall-group-size2.d,
ld-arm/farcall-mixed-lib-v4t.d, ld-arm/farcall-mixed-lib.d: Update
for new stub hashes.
* ld-arm/arm-elf.exp: Run them.
2011-03-14 17:04:16 +01:00
|
|
|
|
2011-03-14 Richard Sandiford <richard.sandiford@linaro.org>
|
|
|
|
|
|
|
|
|
|
|
|
* arm-dis.c (get_sym_code_type): Treat STT_GNU_IFUNCs as code.
|
|
|
|
|
|
|
2011-03-14 16:55:04 +01:00
|
|
|
|
2011-03-14 Richard Sandiford <richard.sandiford@linaro.org>
|
|
|
|
|
|
|
|
|
|
|
|
* arm-dis.c (get_sym_code_type): Don't check for STT_ARM_TFUNC.
|
|
|
|
|
|
Use branch types instead.
|
|
|
|
|
|
(print_insn): Likewise.
|
|
|
|
|
|
|
2011-02-28 17:34:39 +01:00
|
|
|
|
2011-02-28 Maciej W. Rozycki <macro@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* mips-opc.c (mips_builtin_opcodes): Correct register use
|
|
|
|
|
|
annotation of "alnv.ps".
|
|
|
|
|
|
|
2011-02-28 17:06:51 +01:00
|
|
|
|
2011-02-28 Maciej W. Rozycki <macro@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* mips-opc.c (mips_builtin_opcodes): Add "pref" macro.
|
|
|
|
|
|
|
2011-02-22 21:52:31 +01:00
|
|
|
|
2011-02-22 Mike Frysinger <vapier@gentoo.org>
|
|
|
|
|
|
|
|
|
|
|
|
* bfin-dis.c (OUTS): Remove p NULL check and txt NUL check.
|
|
|
|
|
|
|
2011-02-22 21:51:42 +01:00
|
|
|
|
2011-02-22 Mike Frysinger <vapier@gentoo.org>
|
|
|
|
|
|
|
|
|
|
|
|
* bfin-dis.c (print_insn_bfin): Change outf->fprintf_func to OUTS.
|
|
|
|
|
|
|
2011-02-20 02:26:14 +01:00
|
|
|
|
2011-02-19 Mike Frysinger <vapier@gentoo.org>
|
|
|
|
|
|
|
|
|
|
|
|
* bfin-dis.c (saved_state): Mark static. Change a[01]x to ax[] and
|
|
|
|
|
|
a[01]w to aw[]. Delete ac0, ac0_copy, ac1, an, aq, av0, av0s, av1,
|
|
|
|
|
|
av1s, az, cc, v, v_copy, vs, rnd_mod, v_internal, pc, ticks, insts,
|
|
|
|
|
|
exception, end_of_registers, msize, memory, bfd_mach.
|
|
|
|
|
|
(CCREG, PCREG, A0XREG, A0WREG, A1XREG, A1WREG, LC0REG, LT0REG,
|
|
|
|
|
|
LB0REG, LC1REG, LT1REG, LB1REG): Delete
|
|
|
|
|
|
(AXREG, AWREG, LCREG, LTREG, LBREG): Define.
|
|
|
|
|
|
(get_allreg): Change to new defines. Fallback to abort().
|
|
|
|
|
|
|
2011-02-14 18:12:05 +01:00
|
|
|
|
2011-02-14 Mike Frysinger <vapier@gentoo.org>
|
|
|
|
|
|
|
|
|
|
|
|
* bfin-dis.c: Add whitespace/parenthesis where needed.
|
|
|
|
|
|
|
2011-02-14 06:21:04 +01:00
|
|
|
|
2011-02-14 Mike Frysinger <vapier@gentoo.org>
|
|
|
|
|
|
|
|
|
|
|
|
* bfin-dis.c (decode_LoopSetup_0): Return when reg is greater
|
|
|
|
|
|
than 7.
|
|
|
|
|
|
|
2011-02-13 22:00:14 +01:00
|
|
|
|
2011-02-13 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
|
|
|
|
|
|
|
|
|
|
|
|
* configure: Regenerate.
|
|
|
|
|
|
|
2011-02-13 19:55:22 +01:00
|
|
|
|
2011-02-13 Mike Frysinger <vapier@gentoo.org>
|
|
|
|
|
|
|
|
|
|
|
|
* bfin-dis.c (decode_dsp32alu_0): Fix typo with A1 reg.
|
|
|
|
|
|
|
2011-02-13 19:54:49 +01:00
|
|
|
|
2011-02-13 Mike Frysinger <vapier@gentoo.org>
|
|
|
|
|
|
|
|
|
|
|
|
* bfin-dis.c (decode_dsp32mult_0): Add 1 to dst for mac1. Output
|
|
|
|
|
|
dregs only when P is set, and dregs_lo otherwise.
|
|
|
|
|
|
|
2011-02-13 19:53:16 +01:00
|
|
|
|
2011-02-13 Mike Frysinger <vapier@gentoo.org>
|
|
|
|
|
|
|
|
|
|
|
|
* bfin-dis.c (decode_dsp32alu_0): Delete BYTEOP2M code.
|
|
|
|
|
|
|
2011-02-12 20:38:11 +01:00
|
|
|
|
2011-02-12 Mike Frysinger <vapier@gentoo.org>
|
|
|
|
|
|
|
|
|
|
|
|
* bfin-dis.c (decode_pseudoDEBUG_0): Add space after PRNT.
|
|
|
|
|
|
|
2011-02-12 20:37:32 +01:00
|
|
|
|
2011-02-12 Mike Frysinger <vapier@gentoo.org>
|
|
|
|
|
|
|
|
|
|
|
|
* bfin-dis.c (machine_registers): Delete REG_GP.
|
|
|
|
|
|
(reg_names): Delete "GP".
|
|
|
|
|
|
(decode_allregs): Change REG_GP to REG_LASTREG.
|
|
|
|
|
|
|
2011-02-12 20:36:31 +01:00
|
|
|
|
2011-02-12 Mike Frysinger <vapier@gentoo.org>
|
|
|
|
|
|
|
2011-02-28 17:03:38 +01:00
|
|
|
|
* bfin-dis.c (M_S2RND, M_T, M_W32, M_FU, M_TFU, M_IS, M_ISS2,
|
|
|
|
|
|
M_IH, M_IU): Delete.
|
2011-02-12 20:36:31 +01:00
|
|
|
|
|
2011-02-11 20:03:27 +01:00
|
|
|
|
2011-02-11 Mike Frysinger <vapier@gentoo.org>
|
|
|
|
|
|
|
|
|
|
|
|
* bfin-dis.c (reg_names): Add const.
|
|
|
|
|
|
(decode_dregs_lo, decode_dregs_hi, decode_dregs, decode_dregs_byte,
|
|
|
|
|
|
decode_pregs, decode_iregs, decode_mregs, decode_dpregs, decode_gregs,
|
|
|
|
|
|
decode_regs, decode_regs_lo, decode_regs_hi, decode_statbits,
|
|
|
|
|
|
decode_counters, decode_allregs): Likewise.
|
|
|
|
|
|
|
2011-02-09 19:43:41 +01:00
|
|
|
|
2011-02-09 Michael Snyder <msnyder@vmware.com>
|
|
|
|
|
|
|
2011-06-17 17:06:46 +02:00
|
|
|
|
* i386-dis.c (OP_J): Parenthesize expression to prevent
|
2011-02-09 19:43:41 +01:00
|
|
|
|
truncated addresses.
|
|
|
|
|
|
(print_insn): Fix indentation off-by-one.
|
|
|
|
|
|
|
2011-02-01 14:14:40 +01:00
|
|
|
|
2011-02-01 Nick Clifton <nickc@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
* po/da.po: Updated Danish translation.
|
|
|
|
|
|
|
2011-01-21 01:53:11 +01:00
|
|
|
|
2011-01-21 Dave Murphy <davem@devkitpro.org>
|
|
|
|
|
|
|
|
|
|
|
|
* ppc-opc.c (NON32, NO371): Remove PPC_OPCODE_PPCPS.
|
|
|
|
|
|
|
2011-01-18 18:08:13 +01:00
|
|
|
|
2011-01-18 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
* i386-dis.c (sIbT): New.
|
|
|
|
|
|
(b_T_mode): Likewise.
|
|
|
|
|
|
(dis386): Replace sIb with sIbT on "pushT".
|
|
|
|
|
|
(x86_64_table): Replace sIb with Ib on "aam" and "aad".
|
|
|
|
|
|
(OP_sI): Handle b_T_mode. Properly sign-extend byte.
|
|
|
|
|
|
|
2011-01-18 15:14:46 +01:00
|
|
|
|
2011-01-18 Jan Kratochvil <jan.kratochvil@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
* i386-init.h: Regenerated.
|
|
|
|
|
|
* i386-tbl.h: Regenerated
|
|
|
|
|
|
|
Add support for TBM instructions.
gas/
2011-01-17 Quentin Neill <quentin.neill@amd.com>
* config/tc-i386.c (cpu_arch): Add CPU_TBM_FLAGS.
* doc/c-i386.texi (i386-TBM): New section.
opcodes/
2011-01-17 Quentin Neill <quentin.neill@amd.com>
* i386-dis.c (REG_XOP_TBM_01): New.
(REG_XOP_TBM_02): New.
(reg_table): Add REG_XOP_TBM_01 and REG_XOP_TBM_02 tables.
(xop_table): Redirect to REG_XOP_TBM_01 and REG_XOP_TBM_02
entries, and add bextr instruction.
* i386-gen.c (cpu_flag_init): Add CPU_TBM_FLAGS, CpuTBM.
(cpu_flags): Add CpuTBM.
* i386-opc.h (CpuTBM) New.
(i386_cpu_flags): Add bit cputbm.
* i386-opc.tbl: Add bextr, blcfill, blci, blcic, blcmsk,
blcs, blsfill, blsic, t1mskc, and tzmsk.
* i386-init.h: Regenerated.
* i386-tbl.h: Regenerated
gas/testsuite
2011-01-17 Quentin Neill <quentin.neill@amd.com>
* gas/i386/tbm.s: New.
* gas/i386/tbm.d: New.
* gas/i386/tbm-intel.d: New.
* gas/i386/x86-64-tbm.s: New.
* gas/i386/x86-64-tbm.d: New.
* gas/i386/x86-64-tbm-intel.d: New.
* gas/i386/arch-10.d: Add tbm flag and TBM instruction pattern.
* gas/i386/arch-10.s: Add a TBM instruction.
* gas/i386/arch-10-1.l: Add TBM instruction pattern.
* gas/i386/arch-10-2.l: Likewise.
* gas/i386/arch-10-3.l: Likewise.
* gas/i386/arch-10-4.l: Likewise.
* gas/i386/x86-64-arch-2.s: Likewise.
* gas/i386/x86-64-arch-2.d: Likewise.
2011-01-17 19:40:36 +01:00
|
|
|
|
2011-01-17 Quentin Neill <quentin.neill@amd.com>
|
|
|
|
|
|
|
|
|
|
|
|
* i386-dis.c (REG_XOP_TBM_01): New.
|
|
|
|
|
|
(REG_XOP_TBM_02): New.
|
|
|
|
|
|
(reg_table): Add REG_XOP_TBM_01 and REG_XOP_TBM_02 tables.
|
|
|
|
|
|
(xop_table): Redirect to REG_XOP_TBM_01 and REG_XOP_TBM_02
|
|
|
|
|
|
entries, and add bextr instruction.
|
|
|
|
|
|
|
|
|
|
|
|
* i386-gen.c (cpu_flag_init): Add CPU_TBM_FLAGS, CpuTBM.
|
|
|
|
|
|
(cpu_flags): Add CpuTBM.
|
|
|
|
|
|
|
|
|
|
|
|
* i386-opc.h (CpuTBM) New.
|
|
|
|
|
|
(i386_cpu_flags): Add bit cputbm.
|
|
|
|
|
|
|
|
|
|
|
|
* i386-opc.tbl: Add bextr, blcfill, blci, blcic, blcmsk,
|
|
|
|
|
|
blcs, blsfill, blsic, t1mskc, and tzmsk.
|
|
|
|
|
|
|
2011-01-12 08:06:29 +01:00
|
|
|
|
2011-01-12 DJ Delorie <dj@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
* rx-dis.c (print_insn_rx): Support RX_Operand_TwoReg.
|
|
|
|
|
|
|
2011-01-11 08:22:09 +01:00
|
|
|
|
2011-01-11 Mingjie Xing <mingjie.xing@gmail.com>
|
|
|
|
|
|
|
|
|
|
|
|
* mips-dis.c (print_insn_args): Adjust the value to print the real
|
|
|
|
|
|
offset for "+c" argument.
|
|
|
|
|
|
|
2011-01-10 14:51:10 +01:00
|
|
|
|
2011-01-10 Nick Clifton <nickc@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
* po/da.po: Updated Danish translation.
|
|
|
|
|
|
|
2011-01-06 15:30:43 +01:00
|
|
|
|
2011-01-05 Nathan Sidwell <nathan@codesourcery.com>
|
|
|
|
|
|
|
|
|
|
|
|
* arm-dis.c (thumb32_opcodes): BLX must have bit zero clear.
|
|
|
|
|
|
|
2011-01-05 01:16:57 +01:00
|
|
|
|
2011-01-04 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
* i386-dis.c (REG_VEX_38F3): New.
|
|
|
|
|
|
(PREFIX_0FBC): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_38F2): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_38F3_REG_1): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_38F3_REG_2): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_38F3_REG_3): Likewise.
|
|
|
|
|
|
(PREFIX_VEX_38F7): Likewise.
|
|
|
|
|
|
(VEX_LEN_38F2_P_0): Likewise.
|
|
|
|
|
|
(VEX_LEN_38F3_R_1_P_0): Likewise.
|
|
|
|
|
|
(VEX_LEN_38F3_R_2_P_0): Likewise.
|
|
|
|
|
|
(VEX_LEN_38F3_R_3_P_0): Likewise.
|
|
|
|
|
|
(VEX_LEN_38F7_P_0): Likewise.
|
|
|
|
|
|
(dis386_twobyte): Use PREFIX_0FBC.
|
|
|
|
|
|
(reg_table): Add REG_VEX_38F3.
|
|
|
|
|
|
(prefix_table): Add PREFIX_0FBC, PREFIX_VEX_38F2,
|
|
|
|
|
|
PREFIX_VEX_38F3_REG_1, PREFIX_VEX_38F3_REG_2,
|
|
|
|
|
|
PREFIX_VEX_38F3_REG_3 and PREFIX_VEX_38F7.
|
|
|
|
|
|
(vex_table): Use PREFIX_VEX_38F2, REG_VEX_38F3 and
|
|
|
|
|
|
PREFIX_VEX_38F7.
|
|
|
|
|
|
(vex_len_table): Add VEX_LEN_38F2_P_0, VEX_LEN_38F3_R_1_P_0,
|
|
|
|
|
|
VEX_LEN_38F3_R_2_P_0, VEX_LEN_38F3_R_3_P_0 and
|
|
|
|
|
|
VEX_LEN_38F7_P_0.
|
|
|
|
|
|
|
|
|
|
|
|
* i386-gen.c (cpu_flag_init): Add CPU_BMI_FLAGS.
|
|
|
|
|
|
(cpu_flags): Add CpuBMI.
|
|
|
|
|
|
|
|
|
|
|
|
* i386-opc.h (CpuBMI): New.
|
|
|
|
|
|
(i386_cpu_flags): Add cpubmi.
|
|
|
|
|
|
|
|
|
|
|
|
* i386-opc.tbl: Add andn, bextr, blsi, blsmsk, blsr and tzcnt.
|
|
|
|
|
|
* i386-init.h: Regenerated.
|
|
|
|
|
|
* i386-tbl.h: Likewise.
|
|
|
|
|
|
|
2011-01-04 21:53:32 +01:00
|
|
|
|
2011-01-04 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
* i386-dis.c (VexGdq): New.
|
|
|
|
|
|
(OP_VEX): Handle dq_mode.
|
|
|
|
|
|
|
2011-01-01 21:55:48 +01:00
|
|
|
|
2011-01-01 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
|
|
* i386-gen.c (process_copyright): Update copyright to 2011.
|
|
|
|
|
|
|
2011-01-01 17:43:53 +01:00
|
|
|
|
For older changes see ChangeLog-2010
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
|
|
|
|
|
Local Variables:
|
2001-01-11 20:01:42 +01:00
|
|
|
|
mode: change-log
|
|
|
|
|
|
left-margin: 8
|
|
|
|
|
|
fill-column: 74
|
1999-05-03 09:29:11 +02:00
|
|
|
|
version-control: never
|
|
|
|
|
|
End:
|
