1999-05-03 09:29:11 +02:00
|
|
|
|
-*- text -*-
|
2016-07-01 10:57:46 +02:00
|
|
|
|
|
2020-01-18 14:50:25 +01:00
|
|
|
|
Changes in 2.34:
|
|
|
|
|
|
|
2020-01-02 15:10:40 +01:00
|
|
|
|
* Add support for Zilog eZ80 and Zilog Z180 CPUs.
|
|
|
|
|
|
|
|
|
|
|
|
* Add support for z80-elf target.
|
|
|
|
|
|
|
|
|
|
|
|
* Add support for relocation of each byte or word of multibyte value to Z80
|
|
|
|
|
|
targets (just use right shift to 0, 8, 16, or 24 bits or AND operation
|
|
|
|
|
|
with 0xff/0xffff mask): ld a, label >> 16 \ ld hl, label & 0xffff
|
|
|
|
|
|
|
|
|
|
|
|
* Add SDCC support for Z80 targets.
|
|
|
|
|
|
|
2019-09-09 11:27:03 +02:00
|
|
|
|
Changes in 2.33:
|
|
|
|
|
|
|
2019-09-19 15:34:14 +02:00
|
|
|
|
* Add support for the Arm Scalable Vector Extension version 2 (SVE2)
|
|
|
|
|
|
instructions.
|
|
|
|
|
|
|
|
|
|
|
|
* Add support for the Arm Transactional Memory Extension (TME)
|
|
|
|
|
|
instructions.
|
|
|
|
|
|
|
2019-05-16 17:08:36 +02:00
|
|
|
|
* Add support for the Armv8.1-M Mainline and M-profile Vector Extension (MVE)
|
|
|
|
|
|
instructions.
|
|
|
|
|
|
|
2019-08-22 12:13:23 +02:00
|
|
|
|
* For MIPS, Add -m[no-]fix-loongson3-llsc option to fix (or not) Loongson3
|
|
|
|
|
|
LLSC Errata. Add a --enable-mips-fix-loongson3-llsc=[yes|no] configure
|
|
|
|
|
|
time option to set the default behavior. Set the default if the configure
|
|
|
|
|
|
option is not used to "no".
|
2019-02-19 18:57:16 +01:00
|
|
|
|
|
Adds support for following CPUs to the ARM and Aarch64 assemblers: Cortex-A77, Cortex-A76AE, Cortex-A34, Cortex-A65, and Cortex-A65AE.
Related specifications can be found at
https://developer.arm.com/ip-products/processors.
gas * NEWS: Mention the Arm and AArch64 new processors.
* config/tc-aarch64.c: New entries for Cortex-A34, Cortex-A65,
Cortex-A77, cortex-A65AE, and Cortex-A76AE.
* doc/c-aarch64.texi: Document new CPUs.
* testsuite/gas/aarch64/cpu-cortex-a34.d: New test.
* testsuite/gas/aarch64/cpu-cortex-a65.d: New test.
* testsuite/gas/aarch64/cpu-cortex-a65ae.d: New test.
* testsuite/gas/aarch64/cpu-cortex-a76ae.d: New test.
* testsuite/gas/aarch64/cpu-cortex-a77.d: New test.
* testsuite/gas/aarch64/nop-asm.s: New test.
bfd * cpu-aarch64.c: New entries for Cortex-A34, Cortex-A65,
Cortex-A77, cortex-A65AE, and Cortex-A76AE.
2019-08-20 18:13:29 +02:00
|
|
|
|
* Add support for the Arm Cortex-A76AE, Cortex-A77 and Cortex-M35P
|
|
|
|
|
|
processors.
|
|
|
|
|
|
|
|
|
|
|
|
* Add support for the AArch64 Cortex-A34, Cortex-A65, Cortex-A65AE,
|
|
|
|
|
|
Cortex-A76AE, and Cortex-A77 processors.
|
|
|
|
|
|
|
2019-08-22 12:13:23 +02:00
|
|
|
|
* Add .float16 directive for both Arm and AArch64 to allow encoding of 16-bit
|
|
|
|
|
|
floating point literals. Add .float16_format directive and
|
|
|
|
|
|
-mfp16-format=[ieee|alternative] option for Arm to control the format of the
|
|
|
|
|
|
encoding.
|
|
|
|
|
|
|
2019-11-04 13:27:45 +01:00
|
|
|
|
* Add --gdwarf-cie-version command line flag. This allows control over which
|
|
|
|
|
|
version of DWARF CIE the assembler creates.
|
|
|
|
|
|
|
2019-01-19 16:55:50 +01:00
|
|
|
|
Changes in 2.32:
|
|
|
|
|
|
|
2018-09-17 18:26:18 +02:00
|
|
|
|
* Add -mvexwig=[0|1] option to x86 assembler to control encoding of
|
|
|
|
|
|
VEX.W-ignored (WIG) VEX instructions.
|
|
|
|
|
|
|
2018-08-31 13:31:08 +02:00
|
|
|
|
* Add -mx86-used-note=[yes|no] option to generate (or not) x86 GNU property
|
|
|
|
|
|
notes. Add a --enable-x86-used-note configure time option to set the
|
|
|
|
|
|
default behavior. Set the default if the configure option is not used
|
|
|
|
|
|
to "no".
|
|
|
|
|
|
|
2018-08-29 14:08:58 +02:00
|
|
|
|
* Add support for the MIPS Loongson EXTensions R2 (EXT2) instructions.
|
|
|
|
|
|
|
2018-08-29 13:57:39 +02:00
|
|
|
|
* Add support for the MIPS Loongson EXTensions (EXT) instructions.
|
|
|
|
|
|
|
2018-08-29 11:39:33 +02:00
|
|
|
|
* Add support for the MIPS Loongson Content Address Memory (CAM) ASE.
|
|
|
|
|
|
|
Add support for the C_SKY series of processors.
This patch series is a new binutils port for C-SKY processors, including support for both the V1 and V2 processor variants. V1 is derived from the MCore architecture while V2 is substantially different, with mixed 16- and 32-bit instructions, a larger register set, a different (but overlapping) ABI, etc. There is support for bare-metal ELF targets and Linux with both glibc and uClibc.
This code is being contributed jointly by C-SKY Microsystems and Mentor Graphics. C-SKY is responsible for the technical content and has proposed Lifang Xia and Yunhai Shang as port maintainers. (Note that C-SKY does have a corporate copyright assignment on file with the FSF.) Mentor Graphics' role has been cleaning up the code, adding documentation and additional test cases, etc, to address issues we anticipated reviewers would complain about.
bfd * Makefile.am (ALL_MACHINES, ALL_MACHINES_CFILES): Add C-SKY.
(BFD32_BACKENDS, BFD_BACKENDS_CFILES): Likewise.
* Makefile.in: Regenerated.
* archures.c (enum bfd_architecture): Add bfd_arch_csky and
related bfd_mach defines.
(bfd_csky_arch): Declare.
(bfd_archures_list): Add C-SKY.
* bfd-in.h (elf32_csky_build_stubs): Declare.
(elf32_csky_size_stubs): Declare.
(elf32_csky_next_input_section: Declare.
(elf32_csky_setup_section_lists): Declare.
* bfd-in2.h: Regenerated.
* config.bfd: Add C-SKY.
* configure.ac: Likewise.
* configure: Regenerated.
* cpu-csky.c: New file.
* elf-bfd.h (enum elf_target_id): Add C-SKY.
* elf32-csky.c: New file.
* libbfd.h: Regenerated.
* reloc.c: Add C-SKY relocations.
* targets.c (csky_elf32_be_vec, csky_elf32_le_vec): Declare.
(_bfd_target_vector): Add C-SKY target vector entries.
binutils* readelf.c: Include elf/csky.h.
(guess_is_rela): Handle EM_CSKY.
(dump_relocations): Likewise.
(get_machine_name): Likewise.
(is_32bit_abs_reloc): Likewise.
include * dis-asm.h (csky_symbol_is_valid): Declare.
* opcode/csky.h: New file.
opcodes * Makefile.am (TARGET_LIBOPCODES_CFILES): Add csky-dis.c.
* Makefile.in: Regenerated.
* configure.ac: Add C-SKY.
* configure: Regenerated.
* csky-dis.c: New file.
* csky-opc.h: New file.
* disassemble.c (ARCH_csky): Define.
(disassembler, disassemble_init_for_target): Add case for ARCH_csky.
* disassemble.h (print_insn_csky, csky_get_disassembler): Declare.
gas * Makefile.am (TARGET_CPU_CFILES): Add entry for C-SKY.
(TARGET_CPU_HFILES, TARGET_ENV_HFILES): Likewise.
* Makefile.in: Regenerated.
* config/tc-csky.c: New file.
* config/tc-csky.h: New file.
* config/te-csky_abiv1.h: New file.
* config/te-csky_abiv1_linux.h: New file.
* config/te-csky_abiv2.h: New file.
* config/te-csky_abiv2_linux.h: New file.
* configure.tgt: Add C-SKY.
* doc/Makefile.am (CPU_DOCS): Add entry for C-SKY.
* doc/Makefile.in: Regenerated.
* doc/all.texi: Set CSKY feature.
* doc/as.texi (Overview): Add C-SKY options.
(Machine Dependencies): Likewise.
* doc/c-csky.texi: New file.
* testsuite/gas/csky/*: New test cases.
ld * Makefile.am (ALL_EMULATION_SOURCES): Add C-SKY emulations.
(ecskyelf.c, ecskyelf_linux.c): New rules.
* Makefile.in: Regenerated.
* configure.tgt: Add C-SKY.
* emulparams/cskyelf.sh: New file.
* emulparams/cskyelf_linux.sh: New file.
* emultempl/cskyelf.em: New file.
* gen-doc.texi: Add C-SKY.
* ld.texi: Likewise.
(Options specific to C-SKY targets): New section.
* testsuite/ld-csky/*: New tests.
2018-07-30 13:24:14 +02:00
|
|
|
|
* Add support for the C-SKY processor series.
|
|
|
|
|
|
|
2018-07-20 14:21:33 +02:00
|
|
|
|
* Add support for the MIPS Loongson MultiMedia extensions Instructions (MMI)
|
|
|
|
|
|
ASE.
|
|
|
|
|
|
|
2018-06-24 19:36:15 +02:00
|
|
|
|
Changes in 2.31:
|
|
|
|
|
|
|
2018-06-20 13:38:10 +02:00
|
|
|
|
* The ADR and ADRL pseudo-instructions supported by the ARM assembler
|
|
|
|
|
|
now only set the bottom bit of the address of thumb function symbols
|
|
|
|
|
|
if the -mthumb-interwork command line option is active.
|
|
|
|
|
|
|
MIPS: Add Global INValidate ASE support
Add support for the Global INValidate Application Specific Extension
for Release 6 of the MIPS Architecture.
[1] "MIPS Architecture for Programmers Volume II-A: The MIPS32
Instruction Set Manual", Imagination Technologies Ltd., Document
Number: MD00086, Revision 6.06, December 15, 2016, Section 3.2
"Alphabetical List of Instructions", pp. 187-191
bfd/
* elfxx-mips.c (print_mips_ases): Add GINV extension.
binutils/
* readelf.c (print_mips_ases): Add GINV extension.
gas/
* NEWS: Mention MIPS Global INValidate ASE support.
* config/tc-mips.c (options): Add OPTION_GINV and OPTION_NO_GINV.
(md_longopts): Likewise.
(mips_ases): Define availability for GINV.
(mips_convert_ase_flags): Map ASE_GINV to AFL_ASE_GINV.
(md_show_usage): Add help for -mginv and -mno-ginv.
* doc/as.texinfo: Document -mginv, -mno-ginv.
* doc/c-mips.texi: Document -mginv, -mno-ginv, .set ginv and
.set noginv.
* testsuite/gas/mips/ase-errors-1.s: Add error checks for GINV
ASE.
* testsuite/gas/mips/ase-errors-2.s: Likewise.
* testsuite/gas/mips/ase-errors-1.l: Likewise.
* testsuite/gas/mips/ase-errors-2.l: Likewise.
* testsuite/gas/mips/ginv.d: New test.
* testsuite/gas/mips/ginv-err.d: New test.
* testsuite/gas/mips/ginv-err.l: New test stderr output.
* testsuite/gas/mips/ginv.s: New test source.
* testsuite/gas/mips/ginv-err.s: New test source.
* testsuite/gas/mips/mips.exp: Run the new tests.
include/
* elf/mips.h (AFL_ASE_GINV, AFL_ASE_RESERVED1): New macros.
(AFL_ASE_MASK): Update to include AFL_ASE_GINV.
* opcode/mips.h: Document "+\" operand format.
(ASE_GINV): New macro.
opcodes/
* mips-dis.c (mips_arch_choices): Add GINV to mips32r6 and
mips64r6 descriptors.
(parse_mips_ase_option): Handle -Mginv option.
(print_mips_disassembler_options): Document -Mginv.
* mips-opc.c (decode_mips_operand) <+\>: New operand format.
(GINV): New macro.
(mips_opcodes): Define ginvi and ginvt.
2018-06-14 22:34:49 +02:00
|
|
|
|
* Add support for the MIPS Global INValidate (GINV) ASE.
|
|
|
|
|
|
|
MIPS: Add CRC ASE support
Add support for the CRC Application Specific Extension for Release 6 of
the MIPS Architecture.
[1] "MIPS Architecture for Programmers Volume II-A: The MIPS32
Instruction Set Manual", Imagination Technologies Ltd., Document
Number: MD00086, Revision 6.06, December 15, 2016, Section 3.2
"Alphabetical List of Instructions", pp. 143-148
[2] "MIPS Architecture for Programmers Volume II-A: The MIPS64
Instruction Set Manual", Imagination Technologies Ltd., Document
Number: MD00087, Revision 6.06, December 15, 2016, Section 3.2
"Alphabetical List of Instructions", pp. 165-170
ChangeLog:
bfd/
2018-06-13 Scott Egerton <scott.egerton@imgtec.com>
Faraz Shahbazker <Faraz.Shahbazker@mips.com>
* elfxx-mips.c (print_mips_ases): Add CRC.
binutils/
2018-06-13 Scott Egerton <scott.egerton@imgtec.com>
Faraz Shahbazker <Faraz.Shahbazker@mips.com>
* readelf.c (print_mips_ases): Add CRC.
gas/
2018-06-13 Scott Egerton <scott.egerton@imgtec.com>
Faraz Shahbazker <Faraz.Shahbazker@mips.com>
Maciej W. Rozycki <macro@mips.com>
* config/tc-mips.c (options): Add OPTION_CRC and OPTION_NO_CRC.
(md_longopts): Likewise.
(md_show_usage): Add help for -mcrc and -mno-crc.
(mips_ases): Define availability for CRC and CRC64.
(mips_convert_ase_flags): Map ASE_CRC to AFL_ASE_CRC.
* doc/as.texinfo: Document -mcrc, -mno-crc.
* doc/c-mips.texi: Document -mcrc, -mno-crc, .set crc and
.set no-crc.
* testsuite/gas/mips/ase-errors-1.l: Add error checks for CRC
ASE.
* testsuite/gas/mips/ase-errors-2.l: Likewise.
* testsuite/gas/mips/ase-errors-1.s: Likewise.
* testsuite/gas/mips/ase-errors-2.s: Likewise.
* testsuite/gas/mips/crc.d: New test.
* testsuite/gas/mips/crc64.d: New test.
* testsuite/gas/mips/crc-err.d: New test.
* testsuite/gas/mips/crc64-err.d: New test.
* testsuite/gas/mips/crc-err.l: New test stderr output.
* testsuite/gas/mips/crc64-err.l: New test stderr output.
* testsuite/gas/mips/crc.s: New test source.
* testsuite/gas/mips/crc64.s: New test source.
* testsuite/gas/mips/crc-err.s: New test source.
* testsuite/gas/mips/crc64-err.s: New test source.
* testsuite/gas/mips/mips.exp: Run the new tests.
include/
2018-06-13 Scott Egerton <scott.egerton@imgtec.com>
Faraz Shahbazker <Faraz.Shahbazker@mips.com>
* elf/mips.h (AFL_ASE_CRC): New macro.
(AFL_ASE_MASK): Update to include AFL_ASE_CRC.
* opcode/mips.h (ASE_CRC): New macro.
* opcode/mips.h (ASE_CRC64): Likewise.
opcodes/
2018-06-13 Scott Egerton <scott.egerton@imgtec.com>
Faraz Shahbazker <Faraz.Shahbazker@mips.com>
* mips-dis.c (mips_arch_choices): Add CRC and CRC64 ASEs.
* mips-opc.c (CRC, CRC64): New macros.
(mips_builtin_opcodes): Define crc32b, crc32h, crc32w,
crc32cb, crc32ch and crc32cw for CRC. Define crc32d and
crc32cd for CRC64.
2018-06-13 16:39:05 +02:00
|
|
|
|
* Add support for the MIPS Cyclic Redudancy Check (CRC) ASE.
|
|
|
|
|
|
|
2018-05-18 16:26:18 +02:00
|
|
|
|
* Add support for the Freescale S12Z architecture.
|
|
|
|
|
|
|
2018-04-26 16:12:42 +02:00
|
|
|
|
* Add --generate-missing-build-notes=[yes|no] option to create (or not) GNU
|
|
|
|
|
|
Build Attribute notes if none are present in the input sources. Add a
|
|
|
|
|
|
--enable-generate-build-notes=[yes|no] configure time option to set the
|
|
|
|
|
|
default behaviour. Set the default if the configure option is not used
|
|
|
|
|
|
to "no".
|
|
|
|
|
|
|
2018-03-08 15:31:32 +01:00
|
|
|
|
* Remove -mold-gcc command-line option for x86 targets.
|
|
|
|
|
|
|
x86: Add -O[2|s] assembler command-line options
On x86, some instructions have alternate shorter encodings:
1. When the upper 32 bits of destination registers of
andq $imm31, %r64
testq $imm31, %r64
xorq %r64, %r64
subq %r64, %r64
known to be zero, we can encode them without the REX_W bit:
andl $imm31, %r32
testl $imm31, %r32
xorl %r32, %r32
subl %r32, %r32
This optimization is enabled with -O, -O2 and -Os.
2. Since 0xb0 mov with 32-bit destination registers zero-extends 32-bit
immediate to 64-bit destination register, we can use it to encode 64-bit
mov with 32-bit immediates. This optimization is enabled with -O, -O2
and -Os.
3. Since the upper bits of destination registers of VEX128 and EVEX128
instructions are extended to zero, if all bits of destination registers
of AVX256 or AVX512 instructions are zero, we can use VEX128 or EVEX128
encoding to encode AVX256 or AVX512 instructions. When 2 source
registers are identical, AVX256 and AVX512 andn and xor instructions:
VOP %reg, %reg, %dest_reg
can be encoded with
VOP128 %reg, %reg, %dest_reg
This optimization is enabled with -O2 and -Os.
4. 16-bit, 32-bit and 64-bit register tests with immediate may be
encoded as 8-bit register test with immediate. This optimization is
enabled with -Os.
This patch does:
1. Add {nooptimize} pseudo prefix to disable instruction size
optimization.
2. Add optimize to i386_opcode_modifier to tell assembler that encoding
of an instruction may be optimized.
gas/
PR gas/22871
* NEWS: Mention -O[2|s].
* config/tc-i386.c (_i386_insn): Add no_optimize.
(optimize): New.
(optimize_for_space): Likewise.
(fits_in_imm7): New function.
(fits_in_imm31): Likewise.
(optimize_encoding): Likewise.
(md_assemble): Call optimize_encoding to optimize encoding.
(parse_insn): Handle {nooptimize}.
(md_shortopts): Append "O::".
(md_parse_option): Handle -On.
* doc/c-i386.texi: Document -O0, -O, -O1, -O2 and -Os as well
as {nooptimize}.
* testsuite/gas/cfi/cfi-x86_64.d: Pass -O0 to assembler.
* testsuite/gas/i386/ilp32/cfi/cfi-x86_64.d: Likewise.
* testsuite/gas/i386/i386.exp: Run optimize-1, optimize-2,
optimize-3, x86-64-optimize-1, x86-64-optimize-2,
x86-64-optimize-3 and x86-64-optimize-4.
* testsuite/gas/i386/optimize-1.d: New file.
* testsuite/gas/i386/optimize-1.s: Likewise.
* testsuite/gas/i386/optimize-2.d: Likewise.
* testsuite/gas/i386/optimize-2.s: Likewise.
* testsuite/gas/i386/optimize-3.d: Likewise.
* testsuite/gas/i386/optimize-3.s: Likewise.
* testsuite/gas/i386/x86-64-optimize-1.s: Likewise.
* testsuite/gas/i386/x86-64-optimize-1.d: Likewise.
* testsuite/gas/i386/x86-64-optimize-2.d: Likewise.
* testsuite/gas/i386/x86-64-optimize-2.s: Likewise.
* testsuite/gas/i386/x86-64-optimize-3.d: Likewise.
* testsuite/gas/i386/x86-64-optimize-3.s: Likewise.
* testsuite/gas/i386/x86-64-optimize-4.d: Likewise.
* testsuite/gas/i386/x86-64-optimize-4.s: Likewise.
opcodes/
PR gas/22871
* i386-gen.c (opcode_modifiers): Add Optimize.
* i386-opc.h (Optimize): New enum.
(i386_opcode_modifier): Add optimize.
* i386-opc.tbl: Add "Optimize" to "mov $imm, reg",
"sub reg, reg/mem", "test $imm, acc", "test $imm, reg/mem",
"and $imm, acc", "and $imm, reg/mem", "xor reg, reg/mem",
"movq $imm, reg" and AVX256 and AVX512 versions of vandnps,
vandnpd, vpandn, vpandnd, vpandnq, vxorps, vxorpd, vpxor,
vpxord and vpxorq.
* i386-tbl.h: Regenerated.
2018-02-27 16:36:33 +01:00
|
|
|
|
* Add -O[2|s] command-line options to x86 assembler to enable alternate
|
|
|
|
|
|
shorter instruction encoding.
|
|
|
|
|
|
|
2018-02-27 23:45:48 +01:00
|
|
|
|
* Add support for .nops directive. It is currently supported only for
|
Add .nop assembler directive
Implement the '.nop SIZE[, CONTROL]' assembler directive, which emits
SIZE bytes filled with no-op instructions. SIZE is absolute expression.
The optional CONTROL byte controls how no-op instructions should be
generated. If the comma and @var{control} are omitted, CONTROL is
assumed to be zero.
For Intel 80386 and AMD x86-64 targets, CONTROL byte specifies the size
limit of a single no-op instruction. The valid values of CONTROL byte
are between 0 and 8 for 16-bit mode, between 0 and 10 for 32-bit mode,
between 0 and 11 for 64-bit mode. When 0 is used, the no-op size limit
is set to the maximum supported size.
2 new relax states, rs_space_nop and rs_fill_nop, are added to enum
_relax_state, which are similar to rs_space and rs_fill, respectively,
but they fill with no-op instructions, instead of a single byte. A
target backend must override the default md_generate_nops to generate
proper no-op instructions. Otherwise, an error of unimplemented .nop
directive will be issued whenever .nop directive is used.
* NEWS: Mention .nop directive.
* as.h (_relax_state): Add rs_space_nop and rs_fill_nop.
* read.c (potable): Add .nop.
(s_nop): New function.
* read.h (s_nop): New prototype.
* write.c (cvt_frag_to_fill): Handle rs_space_nop and
rs_fill_nop.
(md_generate_nops): New function.
(relax_segment): Likewise.
(write_contents): Use md_generate_nops for rs_fill_nop.
* config/tc-i386.c (alt64_11): New.
(alt64_patt): Likewise.
(md_convert_frag): Handle rs_space_nop.
(i386_output_nops): New function.
(i386_generate_nops): Likewise.
(i386_align_code): Call i386_output_nops.
* config/tc-i386.h (i386_generate_nops): New.
(md_generate_nops): Likewise.
* doc/as.texinfo: Document .nop directive.
* testsuite/gas/i386/i386.exp: Run .nop directive tests.
* testsuite/gas/i386/nop-1.d: New file.
* testsuite/gas/i386/nop-1.s: Likewise.
* testsuite/gas/i386/nop-2.d: Likewise.
* testsuite/gas/i386/nop-2.s: Likewise.
* testsuite/gas/i386/nop-3.d: Likewise.
* testsuite/gas/i386/nop-3.s: Likewise.
* testsuite/gas/i386/nop-4.d: Likewise.
* testsuite/gas/i386/nop-4.s: Likewise.
* testsuite/gas/i386/nop-5.d: Likewise.
* testsuite/gas/i386/nop-5.s: Likewise.
* testsuite/gas/i386/nop-6.d: Likewise.
* testsuite/gas/i386/nop-6.s: Likewise.
* testsuite/gas/i386/nop-bad-1.l: Likewise.
* testsuite/gas/i386/nop-bad-1.s: Likewise.
* testsuite/gas/i386/x86-64-nop-1.d: Likewise.
* testsuite/gas/i386/x86-64-nop-2.d: Likewise.
* testsuite/gas/i386/x86-64-nop-3.d: Likewise.
* testsuite/gas/i386/x86-64-nop-4.d: Likewise.
* testsuite/gas/i386/x86-64-nop-5.d: Likewise.
* testsuite/gas/i386/x86-64-nop-6.d: Likewise.
2018-02-17 14:20:42 +01:00
|
|
|
|
x86 targets.
|
|
|
|
|
|
|
2018-01-13 14:20:55 +01:00
|
|
|
|
Changes in 2.30:
|
|
|
|
|
|
|
2017-07-21 11:09:06 +02:00
|
|
|
|
* Add support for loaction views in DWARF debug line information.
|
|
|
|
|
|
|
2017-07-04 11:06:02 +02:00
|
|
|
|
Changes in 2.29:
|
|
|
|
|
|
|
Support ELF SHF_GNU_MBIND and PT_GNU_MBIND_XXX
Mark an ALLOC section, which should be placed in special memory area,
with SHF_GNU_MBIND. Its sh_info field indicates the special memory
type. GNU_MBIND section names start with ".mbind" so that they are
placed as orphan sections by linker. All input GNU_MBIND sections
with the same sh_type, sh_flags and sh_info are placed in one output
GNU_MBIND section. In executable and shared object, create a
GNU_MBIND segment for each GNU_MBIND section and its segment type is
PT_GNU_MBIND_LO plus the sh_info value. Each GNU_MBIND segment is
aligned at page boundary.
The assembler syntax:
.section .mbind.foo,"adx",%progbits
^ 0: Special memory type.
|
'd' for SHF_GNU_MBIND.
.section .mbind.foo,"adx",%progbits,0x1
^ 1: Special memory type.
|
'd' for SHF_GNU_MBIND.
.section .mbind.bar,"adG",%progbits,.foo_group,comdat,0x2
^ 2: Special memory type.
|
'd' for SHF_GNU_MBIND.
bfd/
* elf.c (get_program_header_size): Add a GNU_MBIND segment for
each GNU_MBIND section and align GNU_MBIND section to page size.
(_bfd_elf_map_sections_to_segments): Create a GNU_MBIND
segment for each GNU_MBIND section.
(_bfd_elf_init_private_section_data): Copy sh_info from input
for GNU_MBIND section.
binutils/
* NEWS: Mention support for ELF SHF_GNU_MBIND and
PT_GNU_MBIND_XXX.
* readelf.c (get_segment_type): Handle PT_GNU_MBIND_XXX.
(get_elf_section_flags): Handle SHF_GNU_MBIND.
(process_section_headers): Likewise.
* testsuite/binutils-all/mbind1.s: New file.
* testsuite/binutils-all/objcopy.exp: Run readelf test on
mbind1.s.
gas/
* NEWS: Mention support for ELF SHF_GNU_MBIND.
* config/obj-elf.c (section_match): New.
(get_section): Match both sh_info and group name.
(obj_elf_change_section): Add argument for sh_info. Pass both
sh_info and group name to get_section. Issue an error for
SHF_GNU_MBIND section without SHF_ALLOC. Set sh_info.
(obj_elf_parse_section_letters): Set SHF_GNU_MBIND for 'd'.
(obj_elf_section): Support SHF_GNU_MBIND section info.
* config/obj-elf.h (obj_elf_change_section): Add argument for
sh_info.
* config/tc-arm.c (start_unwind_section): Pass 0 as sh_info to
obj_elf_change_section.
* config/tc-ia64.c (obj_elf_vms_common): Likewise.
* config/tc-microblaze.c (microblaze_s_data): Likewise.
(microblaze_s_sdata): Likewise.
(microblaze_s_rdata): Likewise.
(microblaze_s_bss): Likewise.
* config/tc-mips.c (s_change_section): Likewise.
* config/tc-msp430.c (msp430_profiler): Likewise.
* config/tc-rx.c (parse_rx_section): Likewise.
* config/tc-tic6x.c (tic6x_start_unwind_section): Likewise.
* doc/as.texinfo: Document 'd' for SHF_GNU_MBIND.
* testsuite/gas/elf/elf.exp: Run section12a, section12b and
section13.
* testsuite/gas/elf/section10.d: Updated.
* testsuite/gas/elf/section10.s: Likewise.
* testsuite/gas/elf/section12.s: New file.
* testsuite/gas/elf/section12a.d: Likewise.
* testsuite/gas/elf/section12b.d: Likewise.
* testsuite/gas/elf/section13.l: Likewise.
* testsuite/gas/elf/section13.d: Likewise.
* testsuite/gas/elf/section13.s: Likewise.
include/
* elf/common.h (PT_GNU_MBIND_NUM): New.
(PT_GNU_MBIND_LO): Likewise.
(PT_GNU_MBIND_HI): Likewise.
(SHF_GNU_MBIND): Likewise.
ld/
* NEWS: Mention support for ELF SHF_GNU_MBIND and
PT_GNU_MBIND_XXX.
* emultempl/elf32.em (gld${EMULATION_NAME}_place_orphan): Place
input GNU_MBIND sections with the same type, attributes and
sh_info field into a single output GNU_MBIND section.
* testsuite/ld-elf/elf.exp: Run mbind2a and mbind2b.
* testsuite/ld-elf/mbind1.s: New file.
* testsuite/ld-elf/mbind1a.d: Likewise.
* testsuite/ld-elf/mbind1b.d: Likewise.
* testsuite/ld-elf/mbind1c.d: Likewise.
* testsuite/ld-elf/mbind2a.s: Likewise.
* testsuite/ld-elf/mbind2b.c: Likewise.
2017-04-04 18:05:48 +02:00
|
|
|
|
* Add support for ELF SHF_GNU_MBIND.
|
|
|
|
|
|
|
2017-03-30 11:57:21 +02:00
|
|
|
|
* Add support for the WebAssembly file format and wasm32 ELF conversion.
|
|
|
|
|
|
|
2017-02-14 11:08:21 +01:00
|
|
|
|
* PowerPC gas now checks that the correct register class is used in
|
2017-02-20 02:36:52 +01:00
|
|
|
|
instructions. For instance, "addi %f4,%cr3,%r31" warns three times
|
|
|
|
|
|
that the registers are invalid.
|
2017-02-14 11:08:21 +01:00
|
|
|
|
|
2016-12-27 21:43:38 +01:00
|
|
|
|
* Add support for the Texas Instruments PRU processor.
|
|
|
|
|
|
|
2017-06-24 11:56:32 +02:00
|
|
|
|
* Support for the ARMv8-R architecture and Cortex-R52 processor has been
|
|
|
|
|
|
added to the ARM port.
|
2017-06-24 11:37:47 +02:00
|
|
|
|
|
2016-12-23 09:43:13 +01:00
|
|
|
|
Changes in 2.28:
|
|
|
|
|
|
|
2016-11-01 17:45:57 +01:00
|
|
|
|
* Add support for the RISC-V architecture.
|
|
|
|
|
|
|
2016-11-04 17:24:59 +01:00
|
|
|
|
* Add support for the ARM Cortex-M23 and Cortex-M33 processors.
|
2016-11-04 17:24:08 +01:00
|
|
|
|
|
2016-07-01 10:57:46 +02:00
|
|
|
|
Changes in 2.27:
|
|
|
|
|
|
|
2016-06-29 18:29:39 +02:00
|
|
|
|
* Default to --enable-compressed-debug-sections=gas for Linux/x86 targets.
|
|
|
|
|
|
|
2016-06-27 14:49:09 +02:00
|
|
|
|
* Add --no-pad-sections to stop the assembler from padding the end of output
|
|
|
|
|
|
sections up to their alignment boundary.
|
|
|
|
|
|
|
2016-05-10 16:15:15 +02:00
|
|
|
|
* Support for the ARMv8-M architecture has been added to the ARM port. Support
|
|
|
|
|
|
for the ARMv8-M Security and DSP Extensions has also been added to the ARM
|
|
|
|
|
|
port.
|
|
|
|
|
|
|
2016-04-06 16:08:04 +02:00
|
|
|
|
* ARC backend accepts .extInstruction, .extCondCode, .extAuxRegister, and
|
|
|
|
|
|
.extCoreRegister pseudo-ops that allow an user to define custom
|
|
|
|
|
|
instructions, conditional codes, auxiliary and core registers.
|
|
|
|
|
|
|
Properly implement STT_COMMON
The BFD configure option, --enable-elf-stt-common, can't be to used to
verify STT_COMMON implementation with the normal binutils build. Instead,
this patch removes it from BFD. It adds --elf-stt-common=[no|yes] to ELF
assembler/objcopy and adds -z common/-z nocommon to ld.
A configure option, --enable-elf-stt-common, is added to gas to specify
whether ELF assembler should generate common symbols with the STT_COMMON
type by default.
Since BSF_KEEP_G is never used, it is renamed to BSF_ELF_COMMON for ELF
common symbols.
bfd/
PR ld/19645
* bfd.c (bfd): Change flags to 20 bits.
(BFD_CONVERT_ELF_COMMON): New.
(BFD_USE_ELF_STT_COMMON): Likewise.
(BFD_FLAGS_SAVED): Add BFD_CONVERT_ELF_COMMON and
BFD_USE_ELF_STT_COMMON.
(BFD_FLAGS_FOR_BFD_USE_MASK): Likewise.
* configure.ac: Remove --enable-elf-stt-common.
* elf.c (swap_out_syms): Choose STT_COMMON or STT_OBJECT for
common symbol depending on BFD_CONVERT_ELF_COMMON and
BFD_USE_ELF_STT_COMMON.
* elfcode.h (elf_slurp_symbol_table): Set BSF_ELF_COMMON for
STT_COMMON.
* elflink.c (bfd_elf_link_mark_dynamic_symbol): Also check
STT_COMMON.
(elf_link_convert_common_type): New function.
(elf_link_output_extsym): Choose STT_COMMON or STT_OBJECT for
common symbol depending on BFD_CONVERT_ELF_COMMON and
BFD_USE_ELF_STT_COMMON. Set sym.st_info after sym.st_shndx.
* elfxx-target.h (TARGET_BIG_SYM): Add BFD_CONVERT_ELF_COMMON
and BFD_USE_ELF_STT_COMMON to object_flags.
(TARGET_LITTLE_SYM): Likewise.
* syms.c (BSF_KEEP_G): Renamed to ...
(BSF_ELF_COMMON): This.
* bfd-in2.h: Regenerated.
* config.in: Likewise.
* configure: Likewise.
binutils/
PR ld/19645
* NEWS: Mention --elf-stt-common= for objcopy.
* doc/binutils.texi: Document --elf-stt-common= for objcopy.
* objcopy.c (do_elf_stt_common): New.
(command_line_switch): Add OPTION_ELF_STT_COMMON.
(copy_options): Add --elf-stt-common=.
(copy_usage): Add --elf-stt-common=.
(copy_object): Also check do_elf_stt_common for ELF targets.
(copy_file): Handle do_elf_stt_common.
(copy_main): Handle OPTION_ELF_STT_COMMON.
* readelf.c (apply_relocations): Support STT_COMMON.
* testsuite/binutils-all/common-1.s: New file.
* testsuite/binutils-all/common-1a.d: Likewise.
* testsuite/binutils-all/common-1b.d: Likewise.
* testsuite/binutils-all/common-1c.d: Likewise.
* testsuite/binutils-all/common-1d.d: Likewise.
* testsuite/binutils-all/common-1e.d: Likewise.
* testsuite/binutils-all/common-1f.d: Likewise.
* testsuite/binutils-all/common-2.s: Likewise.
* testsuite/binutils-all/common-2a.d: Likewise.
* testsuite/binutils-all/common-2b.d: Likewise.
* testsuite/binutils-all/common-2c.d: Likewise.
* testsuite/binutils-all/common-2d.d: Likewise.
* testsuite/binutils-all/common-2e.d: Likewise.
* testsuite/binutils-all/common-2f.d: Likewise.
* testsuite/binutils-all/objcopy.exp
(objcopy_test_elf_common_symbols): New proc.
Run objcopy_test_elf_common_symbols for ELF targets
gas/
PR ld/19645
* NEWS: Mention --enable-elf-stt-common and --elf-stt-common=
for ELF assemblers.
* as.c (flag_use_elf_stt_common): New.
(show_usage): Add --elf-stt-common=.
(option_values): Add OPTION_ELF_STT_COMMON.
(std_longopts): Add --elf-stt-common=.
(parse_args): Handle --elf-stt-common=.
* as.h (flag_use_elf_stt_common): New.
* config.in: Regenerated.
* configure: Likewise.
* configure.ac: Add --enable-elf-stt-common and define
DEFAULT_GENERATE_ELF_STT_COMMON.
* gas/write.c (write_object_file): Set BFD_CONVERT_ELF_COMMON
and BFD_USE_ELF_STT_COMMON if flag_use_elf_stt_common is set.
* doc/as.texinfo: Document --elf-stt-common=.
* testsuite/gas/elf/common3.s: New file.
* testsuite/gas/elf/common3a.d: Likewise.
* testsuite/gas/elf/common3b.d: Likewise.
* testsuite/gas/elf/common4.s: Likewise.
* testsuite/gas/elf/common4a.d: Likewise.
* testsuite/gas/elf/common4b.d: Likewise.
* testsuite/gas/i386/dw2-compress-3b.d: Likewise.
* testsuite/gas/i386/dw2-compressed-3b.d: Likewise.
* testsuite/gas/elf/elf.exp: Run common3a, common3b, common4a
and common4b.
* testsuite/gas/i386/dw2-compress-3.d: Renamed to ...
* testsuite/gas/i386/dw2-compress-3a.d: This. Pass
--elf-stt-common=no to as.
* testsuite/gas/i386/dw2-compressed-3.d: Renamed to ...
* testsuite/gas/i386/dw2-compressed-3a.d: This. Pass
--elf-stt-common=no to as.
* testsuite/gas/i386/i386.exp: Run dw2-compress-3a,
dw2-compress-3b, dw2-compressed-3a and dw2-compressed-3b instead
of dw2-compress-3 and dw2-compressed-3.
include/
PR ld/19645
* bfdlink.h (bfd_link_elf_stt_common): New enum.
(bfd_link_info): Add elf_stt_common.
ld/
PR ld/19645
* NEWS: Mention -z common/-z nocommon for ELF targets.
* emultempl/elf32.em (gld${EMULATION_NAME}_handle_option): Handle
-z common and -z nocommon.
* ld.texinfo: Document -z common/-z nocommon.
* lexsup.c (elf_shlib_list_options): Add -z common/-z nocommon.
* testsuite/ld-elf/tls_common.exp: Test --elf-stt-common=no and
--elf-stt-common=yes with assembler.
* testsuite/ld-elfcomm/common-1.s: New file.
* testsuite/ld-elfcomm/common-1a.d: Likewise.
* testsuite/ld-elfcomm/common-1b.d: Likewise.
* testsuite/ld-elfcomm/common-1c.d: Likewise.
* testsuite/ld-elfcomm/common-1d.d: Likewise.
* testsuite/ld-elfcomm/common-1e.d: Likewise.
* testsuite/ld-elfcomm/common-1f.d: Likewise.
* testsuite/ld-elfcomm/common-2.s: Likewise.
* testsuite/ld-elfcomm/common-2a.d: Likewise.
* testsuite/ld-elfcomm/common-2b.d: Likewise.
* testsuite/ld-elfcomm/common-2c.d: Likewise.
* testsuite/ld-elfcomm/common-2d.d: Likewise.
* testsuite/ld-elfcomm/common-2e.d: Likewise.
* testsuite/ld-elfcomm/common-2f.d: Likewise.
* testsuite/ld-elfcomm/common-3a.rd: Likewise.
* testsuite/ld-elfcomm/common-3b.rd: Likewise.
* testsuite/ld-i386/pr19645.d: Likewise.
* testsuite/ld-i386/pr19645.s: Likewise.
* testsuite/ld-x86-64/largecomm-1.s: Likewise.
* testsuite/ld-x86-64/largecomm-1a.d: Likewise.
* testsuite/ld-x86-64/largecomm-1b.d: Likewise.
* testsuite/ld-x86-64/largecomm-1c.d: Likewise.
* testsuite/ld-x86-64/largecomm-1d.d: Likewise.
* testsuite/ld-x86-64/largecomm-1e.d: Likewise.
* testsuite/ld-x86-64/largecomm-1f.d: Likewise.
* testsuite/ld-x86-64/pr19645.d: Likewise.
* testsuite/ld-x86-64/pr19645.s: Likewise.
* testsuite/ld-elfcomm/elfcomm.exp: Test --elf-stt-common=yes
with assembler.
(assembler_generates_commons): Removed.
Run -z common/-z nocommon tests. Run *.d tests.
* testsuite/ld-i386/i386.exp: Run pr19645.
* testsuite/ld-x86-64/x86-64.exp: Likewise.
* testsuite/ld-x86-64/dwarfreloc.exp: Test --elf-stt-common with
assembler. Test STT_COMMON with readelf.
2016-02-22 18:18:52 +01:00
|
|
|
|
* Add a configure option --enable-elf-stt-common to decide whether ELF
|
|
|
|
|
|
assembler should generate common symbols with the STT_COMMON type by
|
|
|
|
|
|
default. Default to no.
|
|
|
|
|
|
|
2018-07-02 12:18:24 +02:00
|
|
|
|
* New command-line option --elf-stt-common= for ELF targets to control
|
Properly implement STT_COMMON
The BFD configure option, --enable-elf-stt-common, can't be to used to
verify STT_COMMON implementation with the normal binutils build. Instead,
this patch removes it from BFD. It adds --elf-stt-common=[no|yes] to ELF
assembler/objcopy and adds -z common/-z nocommon to ld.
A configure option, --enable-elf-stt-common, is added to gas to specify
whether ELF assembler should generate common symbols with the STT_COMMON
type by default.
Since BSF_KEEP_G is never used, it is renamed to BSF_ELF_COMMON for ELF
common symbols.
bfd/
PR ld/19645
* bfd.c (bfd): Change flags to 20 bits.
(BFD_CONVERT_ELF_COMMON): New.
(BFD_USE_ELF_STT_COMMON): Likewise.
(BFD_FLAGS_SAVED): Add BFD_CONVERT_ELF_COMMON and
BFD_USE_ELF_STT_COMMON.
(BFD_FLAGS_FOR_BFD_USE_MASK): Likewise.
* configure.ac: Remove --enable-elf-stt-common.
* elf.c (swap_out_syms): Choose STT_COMMON or STT_OBJECT for
common symbol depending on BFD_CONVERT_ELF_COMMON and
BFD_USE_ELF_STT_COMMON.
* elfcode.h (elf_slurp_symbol_table): Set BSF_ELF_COMMON for
STT_COMMON.
* elflink.c (bfd_elf_link_mark_dynamic_symbol): Also check
STT_COMMON.
(elf_link_convert_common_type): New function.
(elf_link_output_extsym): Choose STT_COMMON or STT_OBJECT for
common symbol depending on BFD_CONVERT_ELF_COMMON and
BFD_USE_ELF_STT_COMMON. Set sym.st_info after sym.st_shndx.
* elfxx-target.h (TARGET_BIG_SYM): Add BFD_CONVERT_ELF_COMMON
and BFD_USE_ELF_STT_COMMON to object_flags.
(TARGET_LITTLE_SYM): Likewise.
* syms.c (BSF_KEEP_G): Renamed to ...
(BSF_ELF_COMMON): This.
* bfd-in2.h: Regenerated.
* config.in: Likewise.
* configure: Likewise.
binutils/
PR ld/19645
* NEWS: Mention --elf-stt-common= for objcopy.
* doc/binutils.texi: Document --elf-stt-common= for objcopy.
* objcopy.c (do_elf_stt_common): New.
(command_line_switch): Add OPTION_ELF_STT_COMMON.
(copy_options): Add --elf-stt-common=.
(copy_usage): Add --elf-stt-common=.
(copy_object): Also check do_elf_stt_common for ELF targets.
(copy_file): Handle do_elf_stt_common.
(copy_main): Handle OPTION_ELF_STT_COMMON.
* readelf.c (apply_relocations): Support STT_COMMON.
* testsuite/binutils-all/common-1.s: New file.
* testsuite/binutils-all/common-1a.d: Likewise.
* testsuite/binutils-all/common-1b.d: Likewise.
* testsuite/binutils-all/common-1c.d: Likewise.
* testsuite/binutils-all/common-1d.d: Likewise.
* testsuite/binutils-all/common-1e.d: Likewise.
* testsuite/binutils-all/common-1f.d: Likewise.
* testsuite/binutils-all/common-2.s: Likewise.
* testsuite/binutils-all/common-2a.d: Likewise.
* testsuite/binutils-all/common-2b.d: Likewise.
* testsuite/binutils-all/common-2c.d: Likewise.
* testsuite/binutils-all/common-2d.d: Likewise.
* testsuite/binutils-all/common-2e.d: Likewise.
* testsuite/binutils-all/common-2f.d: Likewise.
* testsuite/binutils-all/objcopy.exp
(objcopy_test_elf_common_symbols): New proc.
Run objcopy_test_elf_common_symbols for ELF targets
gas/
PR ld/19645
* NEWS: Mention --enable-elf-stt-common and --elf-stt-common=
for ELF assemblers.
* as.c (flag_use_elf_stt_common): New.
(show_usage): Add --elf-stt-common=.
(option_values): Add OPTION_ELF_STT_COMMON.
(std_longopts): Add --elf-stt-common=.
(parse_args): Handle --elf-stt-common=.
* as.h (flag_use_elf_stt_common): New.
* config.in: Regenerated.
* configure: Likewise.
* configure.ac: Add --enable-elf-stt-common and define
DEFAULT_GENERATE_ELF_STT_COMMON.
* gas/write.c (write_object_file): Set BFD_CONVERT_ELF_COMMON
and BFD_USE_ELF_STT_COMMON if flag_use_elf_stt_common is set.
* doc/as.texinfo: Document --elf-stt-common=.
* testsuite/gas/elf/common3.s: New file.
* testsuite/gas/elf/common3a.d: Likewise.
* testsuite/gas/elf/common3b.d: Likewise.
* testsuite/gas/elf/common4.s: Likewise.
* testsuite/gas/elf/common4a.d: Likewise.
* testsuite/gas/elf/common4b.d: Likewise.
* testsuite/gas/i386/dw2-compress-3b.d: Likewise.
* testsuite/gas/i386/dw2-compressed-3b.d: Likewise.
* testsuite/gas/elf/elf.exp: Run common3a, common3b, common4a
and common4b.
* testsuite/gas/i386/dw2-compress-3.d: Renamed to ...
* testsuite/gas/i386/dw2-compress-3a.d: This. Pass
--elf-stt-common=no to as.
* testsuite/gas/i386/dw2-compressed-3.d: Renamed to ...
* testsuite/gas/i386/dw2-compressed-3a.d: This. Pass
--elf-stt-common=no to as.
* testsuite/gas/i386/i386.exp: Run dw2-compress-3a,
dw2-compress-3b, dw2-compressed-3a and dw2-compressed-3b instead
of dw2-compress-3 and dw2-compressed-3.
include/
PR ld/19645
* bfdlink.h (bfd_link_elf_stt_common): New enum.
(bfd_link_info): Add elf_stt_common.
ld/
PR ld/19645
* NEWS: Mention -z common/-z nocommon for ELF targets.
* emultempl/elf32.em (gld${EMULATION_NAME}_handle_option): Handle
-z common and -z nocommon.
* ld.texinfo: Document -z common/-z nocommon.
* lexsup.c (elf_shlib_list_options): Add -z common/-z nocommon.
* testsuite/ld-elf/tls_common.exp: Test --elf-stt-common=no and
--elf-stt-common=yes with assembler.
* testsuite/ld-elfcomm/common-1.s: New file.
* testsuite/ld-elfcomm/common-1a.d: Likewise.
* testsuite/ld-elfcomm/common-1b.d: Likewise.
* testsuite/ld-elfcomm/common-1c.d: Likewise.
* testsuite/ld-elfcomm/common-1d.d: Likewise.
* testsuite/ld-elfcomm/common-1e.d: Likewise.
* testsuite/ld-elfcomm/common-1f.d: Likewise.
* testsuite/ld-elfcomm/common-2.s: Likewise.
* testsuite/ld-elfcomm/common-2a.d: Likewise.
* testsuite/ld-elfcomm/common-2b.d: Likewise.
* testsuite/ld-elfcomm/common-2c.d: Likewise.
* testsuite/ld-elfcomm/common-2d.d: Likewise.
* testsuite/ld-elfcomm/common-2e.d: Likewise.
* testsuite/ld-elfcomm/common-2f.d: Likewise.
* testsuite/ld-elfcomm/common-3a.rd: Likewise.
* testsuite/ld-elfcomm/common-3b.rd: Likewise.
* testsuite/ld-i386/pr19645.d: Likewise.
* testsuite/ld-i386/pr19645.s: Likewise.
* testsuite/ld-x86-64/largecomm-1.s: Likewise.
* testsuite/ld-x86-64/largecomm-1a.d: Likewise.
* testsuite/ld-x86-64/largecomm-1b.d: Likewise.
* testsuite/ld-x86-64/largecomm-1c.d: Likewise.
* testsuite/ld-x86-64/largecomm-1d.d: Likewise.
* testsuite/ld-x86-64/largecomm-1e.d: Likewise.
* testsuite/ld-x86-64/largecomm-1f.d: Likewise.
* testsuite/ld-x86-64/pr19645.d: Likewise.
* testsuite/ld-x86-64/pr19645.s: Likewise.
* testsuite/ld-elfcomm/elfcomm.exp: Test --elf-stt-common=yes
with assembler.
(assembler_generates_commons): Removed.
Run -z common/-z nocommon tests. Run *.d tests.
* testsuite/ld-i386/i386.exp: Run pr19645.
* testsuite/ld-x86-64/x86-64.exp: Likewise.
* testsuite/ld-x86-64/dwarfreloc.exp: Test --elf-stt-common with
assembler. Test STT_COMMON with readelf.
2016-02-22 18:18:52 +01:00
|
|
|
|
whether to generate common symbols with the STT_COMMON type.
|
|
|
|
|
|
|
2016-02-15 12:11:46 +01:00
|
|
|
|
* Add ability to set section flags and types via numeric values for ELF
|
|
|
|
|
|
based targets.
|
2009-09-04 10:23:49 +02:00
|
|
|
|
|
2016-02-03 17:25:15 +01:00
|
|
|
|
* Add a configure option --enable-x86-relax-relocations to decide whether
|
|
|
|
|
|
x86 assembler should generate relax relocations by default. Default to
|
|
|
|
|
|
yes, except for x86 Solaris targets older than Solaris 12.
|
|
|
|
|
|
|
2018-07-02 12:18:24 +02:00
|
|
|
|
* New command-line option -mrelax-relocations= for x86 target to control
|
2016-02-03 17:25:15 +01:00
|
|
|
|
whether to generate relax relocations.
|
|
|
|
|
|
|
2018-07-02 12:18:24 +02:00
|
|
|
|
* New command-line option -mfence-as-lock-add=yes for x86 target to encode
|
2016-02-03 15:42:39 +01:00
|
|
|
|
lfence, mfence and sfence as "lock addl $0x0, (%[re]sp)".
|
|
|
|
|
|
|
Add support for ARC instruction relaxation in the assembler.
gas/
2016-01-26 Claudiu Zissulescu <claziss@synopsys.com>
Janek van Oirschot <jvanoirs@synopsys.com>
* config/tc-arc.h (TC_FRAG_TYPE, TC_PCREL_ADJUST, MAX_INSN_ARGS)
(MAX_INSN_FLGS, MAX_FLAG_NAME_LENGHT, TC_GENERIC_RELAX_TABLE):
Define.
(arc_flags, arc_relax_type): New structure.
* config/tc-arc.c (FRAG_MAX_GROWTH, RELAX_TABLE_ENTRY)
(RELAX_TABLE_ENTRY_MAX): New define.
(relaxation_state, md_relax_table, arc_relaxable_insns)
(arc_num_relaxable_ins): New variable.
(rlx_operand_type, arc_rlx_types): New enums.
(arc_relaxable_ins): New structure.
(OPTION_RELAX): New option.
(arc_insn): New relax member.
(arc_flags): Remove.
(relax_insn_p): New function.
(apply_fixups): Likewise.
(relaxable_operand): Likewise.
(may_relax_expr): Likewise.
(relaxable_flag): Likewise.
(arc_pcrel_adjust): Likewise.
(md_estimate_size_before_relax): Implement.
(md_convert_frag): Likewise.
(md_parse_option): Handle new mrelax option.
(md_show_usage): Likewise.
(assemble_insn): Set relax member.
(emit_insn0): New function.
(emit_insn1): Likewise.
(emit_insn): Handle relaxation case.
* NEWS: Mention the new relaxation option.
* doc/c-arc.texi (ARC Options): Document new mrelax option.
gas/testsuite
2016-01-26 Claudiu Zissulescu <claziss@synopsys.com>
* gas/arc/relax-avoid1.d: New file.
* gas/arc/relax-avoid1.s: Likewise.
* gas/arc/relax-avoid2.d: Likewise.
* gas/arc/relax-avoid2.s: Likewise.
* gas/arc/relax-avoid3.d: Likewise.
* gas/arc/relax-avoid3.s: Likewise.
* gas/arc/relax-b.d: Likewise.
* gas/arc/relax-b.s: Likewise.
include/opcode/
2016-01-26 Claudiu Zissulescu <claziss@synopsys.com>
Janek van Oirschot <jvanoirs@synopsys.com>
* arc.h (arc_opcode arc_relax_opcodes, arc_num_relax_opcodes):
Declare.
opcodes/
2016-01-26 Claudiu Zissulescu <claziss@synopsys.com>
Janek van Oirschot <jvanoirs@synopsys.com>
* arc-opc.c (arc_relax_opcodes, arc_num_relax_opcodes): New
variable.
2016-02-10 13:09:01 +01:00
|
|
|
|
* Add assembly-time relaxation option for ARC cpus.
|
|
|
|
|
|
|
2016-06-30 12:14:41 +02:00
|
|
|
|
* Add --with-cpu=TYPE configure option for ARC gas. This allows the default
|
|
|
|
|
|
cpu type to be adjusted at configure time.
|
|
|
|
|
|
|
2015-11-13 09:30:08 +01:00
|
|
|
|
Changes in 2.26:
|
|
|
|
|
|
|
Add --enable-compressed-debug-sections={all,gas,gold,ld}
This patch removes the gas configure option:
--enable-compressed-debug-sections
and adds a toplevel configure option:
--enable-compressed-debug-sections={all,gas,gold,ld}
to enable compressed debug sections for gas, gold or ld by default. At
the moment, this configure option is ignored by gold and ld. For x86
Linux targets, default to compressing debug sections in gas.
PR gas/19109
* configure.ac: Add
--enable-compressed-debug-sections={all,gas,gold,ld}.
* configure: Regenerated.
gas/
PR gas/19109
* NEWS: Update --enable-compressed-debug-sections=.
* configure.ac: Remove --enable-compressed-debug-sections.
(DEFAULT_FLAG_COMPRESS_DEBUG): Check
--enable-compressed-debug-sections={all,gas} instead of
--enable-compressed-debug-sections. For x86 Linux targets,
default to compressing debug sections.
* configure: Regenerated.
2015-10-20 17:58:10 +02:00
|
|
|
|
* Add a configure option --enable-compressed-debug-sections={all,gas} to
|
|
|
|
|
|
decide whether DWARF debug sections should be compressed by default.
|
2015-10-19 12:45:54 +02:00
|
|
|
|
|
2015-10-07 15:20:19 +02:00
|
|
|
|
* Add support for the ARC EM/HS, and ARC600/700 architectures. Remove
|
|
|
|
|
|
assembler support for Argonaut RISC architectures.
|
|
|
|
|
|
|
2015-08-21 17:42:14 +02:00
|
|
|
|
* Symbol and label names can now be enclosed in double quotes (") which allows
|
|
|
|
|
|
them to contain characters that are not part of valid symbol names in high
|
|
|
|
|
|
level languages.
|
|
|
|
|
|
|
2015-07-21 10:43:35 +02:00
|
|
|
|
* Added the correctly spelled -march=armv6kz, for ARMv6KZ support. The
|
|
|
|
|
|
previous spelling, -march=armv6zk, is still accepted.
|
|
|
|
|
|
|
2015-06-04 12:14:07 +02:00
|
|
|
|
* Support for the ARMv8.1 architecture has been added to the Aarch64 port.
|
|
|
|
|
|
Support for the individual ARMv8.1 Adv.SIMD, LOR and PAN architecture
|
|
|
|
|
|
extensions has also been added to the Aarch64 port.
|
|
|
|
|
|
|
2015-06-03 11:03:50 +02:00
|
|
|
|
* Support for the ARMv8.1 architecture has been added to the ARM port. Support
|
|
|
|
|
|
for the individual ARMv8.1 Adv.SIMD and PAN architecture extensions has also
|
|
|
|
|
|
been added to the ARM port.
|
|
|
|
|
|
|
2015-04-15 14:25:58 +02:00
|
|
|
|
* Extend --compress-debug-sections option to support
|
|
|
|
|
|
--compress-debug-sections=[none|zlib|zlib-gnu|zlib-gabi] for ELF
|
|
|
|
|
|
targets.
|
|
|
|
|
|
|
2014-12-14 16:23:15 +01:00
|
|
|
|
* --compress-debug-sections is turned on for Linux/x86 by default.
|
|
|
|
|
|
|
2014-10-14 09:49:47 +02:00
|
|
|
|
Changes in 2.25:
|
|
|
|
|
|
|
2014-07-01 11:20:17 +02:00
|
|
|
|
* Add support for the AVR Tiny microcontrollers.
|
|
|
|
|
|
|
2014-04-22 16:57:47 +02:00
|
|
|
|
* Replace support for openrisc and or32 with support for or1k.
|
|
|
|
|
|
|
2014-03-19 15:31:25 +01:00
|
|
|
|
* Enhanced the ARM port to accept the assembler output from the CodeComposer
|
2018-07-02 12:18:24 +02:00
|
|
|
|
Studio tool. Support is enabled via the new command-line option -mccs.
|
2014-03-19 15:31:25 +01:00
|
|
|
|
|
2013-12-13 12:52:32 +01:00
|
|
|
|
* Add support for the Andes NDS32.
|
|
|
|
|
|
|
2013-09-18 12:39:38 +02:00
|
|
|
|
Changes in 2.24:
|
|
|
|
|
|
|
2013-05-02 23:06:15 +02:00
|
|
|
|
* Add support for the Texas Instruments MSP430X processor.
|
|
|
|
|
|
|
2018-07-02 12:18:24 +02:00
|
|
|
|
* Add -gdwarf-sections command-line option to enable per-code-section
|
2013-04-29 15:38:59 +02:00
|
|
|
|
generation of DWARF .debug_line sections.
|
|
|
|
|
|
|
2013-02-07 00:22:26 +01:00
|
|
|
|
* Add support for Altera Nios II.
|
|
|
|
|
|
|
2013-01-10 10:49:22 +01:00
|
|
|
|
* Add support for the Imagination Technologies Meta processor.
|
|
|
|
|
|
|
2012-12-17 17:56:12 +01:00
|
|
|
|
* Add support for the v850e3v5.
|
|
|
|
|
|
|
* configure.ac (mips*-*-bsd*, mips*-*-ultrix*, mips*-*-osf*)
(mips*-*-ecoff*, mips*-*-pe*, mips*-*-irix* [v4 and earlier])
(mips*-*-lnews*, mips*-*-riscos*): Add gas and ld to noconfigdirs.
* configure: Regenerate.
gas/
* NEWS: Note removal of ECOFF support.
* doc/as.texinfo (--emulation): Update for the removal of MIPS ECOFF.
* Makefile.am (TARG_ENV_HFILES): Remove config/te-lnews.h.
(MULTI_CFILES): Remove config/e-mipsecoff.c.
* Makefile.in: Regenerate.
* configure.in: Remove MIPS ECOFF references.
(mips-sony-bsd*, mips-*-bsd*, mips-*-lnews*-ecoff, mips-*-*-ecoff):
Delete cases.
(mips-*-irix5*-*, mips*-*-linux*-*, mips*-*-freebsd*)
(mips*-*-kfreebsd*-gnu, mips-*-*-elf): Fold into...
(mips-*-*): ...this single case.
(mipsbecoff, mipslecoff, mipsecoff): Remove emulations. Expect
MIPS emulations to be e-mipself*.
* configure: Regenerate.
* configure.tgt (mips-sony-bsd*, mips-*-ultrix*, mips-*-osf*)
(mips-*-ecoff*, mips-*-pe*, mips-*-irix*, ips-*-lnews*, mips-*-riscos*)
(mips-*-sysv*): Remove coff and ecoff cases.
* as.c (mipsbecoff, mipslecoff, mipsecoff): Remove.
* ecoff.c: Remove reference to MIPS ECOFF.
* config/e-mipsecoff.c, config/te-lnews.h: Delete files.
* config/tc-mips.c (ECOFF_LITTLE_FORMAT): Delete.
(RDATA_SECTION_NAME, mips_target_form): Remove COFF and ECOFF cases.
(mips_hi_fixup): Tweak comment.
(append_insn): Require a howto.
(mips_after_parse_args): Remove OBJ_MAYBE_ECOFF code.
gas/testsuite/
* gas/all/gas.exp: Remove reference to mips-ecoff.
* gas/mips/branch-misc-1.d, gas/mips/branch-misc-2.d,
gas/mips/branch-misc-2-64.d, gas/mips/branch-misc-2pic.d,
gas/mips/branch-misc-2pic-64.d, gas/mips/branch-swap.d: Remove
skips for mips-*-ecoff.
ld/
* NEWS: Document the removal of MIPS ECOFF targets.
* ld.texinfo (--gpsize=@var{value}): Use MIPS ELF rather than
MIPS ECOFF as an example of a target that supports small data.
* ldmain.c (g_switch_value): Likewise.
* configure.tgt (mips*-*-pe, mips*-dec-ultrix*, mips*-dec-osf*)
(mips*-sgi-irix* [v4 and earlier], mips*el-*-ecoff*, mips*-*-ecoff*)
(mips*-*-bsd*, mips*-*-lnews*): Remove cases.
* Makefile.am (ALL_EMULATION_SOURCES): Remove emipsbig.c, emipsbsd.c,
emipsidt.c, emipsidtl.c, emipslit.c, emipslnews.c and emipspe.c.
(emipsbig.c, emipsbsd.c, emipsidt.c, emipsidtl.c, emipslit.c)
(emipslnews.c, emipspe.c): Delete rules.
* Makefile.in: Regenerate.
* emulparams/mipsbig.sh, emulparams/mipsbsd.sh, emulparams/mipsidt.sh,
emulparams/mipsidtl.sh, emulparams/mipslit.sh, emulparams/mipslnews.sh,
emulparams/mipspe.sh, emultempl/mipsecoff.em: Delete.
* emultempl/m68kcoff.em: Update comment to say that MIPS ECOFF support
has now been removed.
* emultempl/pe.em: Remove TARGET_IS_mipspe checks.
2013-06-22 18:44:16 +02:00
|
|
|
|
* Remove assembler support for MIPS ECOFF targets.
|
|
|
|
|
|
|
2012-07-27 10:13:03 +02:00
|
|
|
|
Changes in 2.23:
|
|
|
|
|
|
|
2012-08-22 09:35:36 +02:00
|
|
|
|
* Add support for the 64-bit ARM architecture: AArch64.
|
|
|
|
|
|
|
2012-05-15 14:55:51 +02:00
|
|
|
|
* Add support for S12X processor.
|
|
|
|
|
|
|
Add support for PowerPC VLE.
2012-05-14 Catherine Moore <clm@codesourcery.com>
* NEWS: Mention PowerPC VLE port.
2012-05-14 James Lemke <jwlemke@codesourcery.com>
Catherine Moore <clm@codesourcery.com>
bfd/
* bfd.c (bfd_lookup_section_flags): Add section parm.
* ecoff.c (bfd_debug_section): Remove flag_info initializer.
* elf-bfd.h (bfd_elf_section_data): Move in section_flag_info.
(bfd_elf_lookup_section_flags): Add section parm.
* elf32-ppc.c (is_ppc_vle): New function.
(ppc_elf_modify_segment_map): New function.
(elf_backend_modify_segment_map): Define.
(has_vle_insns): New define.
* elf32-ppc.h (ppc_elf_modify_segment_map): Declare.
* elflink.c (bfd_elf_lookup_section_flags): Add return value & parm.
Move in logic to omit / include a section.
* libbfd-in.h (bfd_link_info): Add section parm.
(bfd_generic_lookup_section_flags): Likewise.
* reloc.c (bfd_generic_lookup_section_flags): Likewise.
* section.c (bfd_section): Move out section_flag_info.
(BFD_FAKE_SECTION): Remove flag_info initializer.
* targets.c (_bfd_lookup_section_flags): Add section parm.
2012-05-14 Catherine Moore <clm@codesourcery.com>
bfd/
* archures.c (bfd_mach_ppc_vle): New.
* bfd-in2.h: Regenerated.
* cpu-powerpc.c (bfd_powerpc_archs): New entry for vle.
* elf32-ppc.c (split16_format_type): New enumeration.
(ppc_elf_vle_split16): New function.
(HOWTO): Add entries for R_PPC_VLE relocations.
(ppc_elf_reloc_type_lookup): Handle PPC_VLE relocations.
(ppc_elf_section_flags): New function.
(ppc_elf_lookup_section_flags): New function.
(ppc_elf_section_processing): New function.
(ppc_elf_check_relocs): Handle PPC_VLE relocations.
(ppc_elf_relocation_section): Likewise.
(elf_backend_lookup_section_flags_hook): Define.
(elf_backend_section_flags): Define.
(elf_backend_section_processing): Define.
* elf32-ppc.h (ppc_elf_section_processing): Declare.
* libbfd.h: Regenerated.
* reloc.c (BFD_RELOC_PPC_VLE_REL8, BFD_RELOC_PPC_VLE_REL15,
BFD_RELOC_PPC_VLE_REL24, BFD_RELOC_PPC_VLE_LO16A,
BFD_RELOC_PPC_VLE_LO16D, BFD_RELOC_PPC_VLE_HI16A,
BFD_RELOC_PPC_VLE_HI16D, BFD_RELOC_PPC_VLE_HA16A,
BFD_RELOC_PPC_VLE_HA16D, BFD_RELOC_PPC_VLE_SDA21,
BFD_RELOC_PPC_VLE_SDA21_LO, BFD_RELOC_PPC_VLE_SDAREL_LO16A,
BFD_RELOC_PPC_VLE_SDAREL_LO16D, BFD_RELOC_PPC_VLE_SDAREL_HI16A,
BFD_RELOC_PPC_VLE_SDAREL_HI16D, BFD_RELOC_PPC_VLE_SDAREL_HA16A,
BFD_RELOC_PPC_VLE_SDAREL_HA16D): New bfd relocations.
2012-05-14 James Lemke <jwlemke@codesourcery.com>
gas/
* config/tc-ppc.c (insn_validate): New func of existing code to call..
(ppc_setup_opcodes): ..from 2 places here.
Revise for second (VLE) opcode table.
Add #ifdef'd code to print opcode tables.
2012-05-14 James Lemke <jwlemke@codesourcery.com>
gas/
* config/tc-ppc.c (ppc_setup_opcodes): Allow out-of-order
for the VLE conditional branches.
2012-05-14 Catherine Moore <clm@codesourcery.com>
Maciej W. Rozycki <macro@codesourcery.com>
Rhonda Wittels <rhonda@codesourcery.com>
gas/
* config/tc-ppc.c (PPC_VLE_SPLIT16A): New macro.
(PPC_VLE_SPLIT16D): New macro.
(PPC_VLE_LO16A): New macro.
(PPC_VLE_LO16D): New macro.
(PPC_VLE_HI16A): New macro.
(PPC_VLE_HI16D): New macro.
(PPC_VLE_HA16A): New macro.
(PPC_VLE_HA16D): New macro.
(PPC_APUINFO_VLE): New definition.
(md_chars_to_number): New function.
(md_parse_option): Check for combinations of little
endian and -mvle.
(md_show_usage): Document -mvle.
(ppc_arch): Recognize VLE.
(ppc_mach): Recognize bfd_mach_ppc_vle.
(ppc_setup_opcodes): Print the opcode table if
* config/tc-ppc.h (ppc_frag_check): Declare.
* doc/c-ppc.texi: Document -mvle.
* NEWS: Mention PowerPC VLE port.
2012-05-14 Catherine Moore <clm@codesourcery.com>
gas/
* config/tc-ppc.h (ppc_dw2_line_min_insn_length): Declare.
(DWARF2_LINE_MIN_INSN_LENGTH): Redefine.
* config/tc-ppc.c (ppc_dw2_line_min_insn_length): New.
* dwarf2dbg.c (scale_addr_delta): Handle values of 1
for DWARF2_LINE_MIN_INSN_LENGTH.
2012-05-14 Catherine Moore <clm@codesourcery.com>
Maciej W. Rozycki <macro@codesourcery.com>
Rhonda Wittels <rhonda@codesourcery.com>
gas/testsuite/
* gas/ppc/ppc.exp: Run new tests.
* gas/ppc/vle-reloc.d: New test.
* gas/ppc/vle-reloc.s: New test.
* gas/ppc/vle-simple-1.d: New test.
* gas/ppc/vle-simple-1.s: New test.
* gas/ppc/vle-simple-2.d: New test.
* gas/ppc/vle-simple-2.s: New test.
* gas/ppc/vle-simple-3.d: New test.
* gas/ppc/vle-simple-3.s: New test.
* gas/ppc/vle-simple-4.d: New test.
* gas/ppc/vle-simple-4.s: New test.
* gas/ppc/vle-simple-5.d: New test.
* gas/ppc/vle-simple-5.s: New test.
* gas/ppc/vle-simple-6.d: New test.
* gas/ppc/vle-simple-6.s: New test.
* gas/ppc/vle.d: New test.
* gas/ppc/vle.s: New test.
2012-05-14 James Lemke <jwlemke@codesourcery.com>
include/elf/
* ppc.h (SEC_PPC_VLE): Remove.
2012-05-14 Catherine Moore <clm@codesourcery.com>
James Lemke <jwlemke@codesourcery.com>
include/elf/
* ppc.h (R_PPC_VLE_REL8): New reloction.
(R_PPC_VLE_REL15): Likewise.
(R_PPC_VLE_REL24): Likewise.
(R_PPC_VLE_LO16A): Likewise.
(R_PPC_VLE_LO16D): Likewise.
(R_PPC_VLE_HI16A): Likewise.
(R_PPC_VLE_HI16D): Likewise.
(R_PPC_VLE_HA16A): Likewise.
(R_PPC_VLE_HA16D): Likewise.
(R_PPC_VLE_SDA21): Likewise.
(R_PPC_VLE_SDA21_LO): Likewise.
(R_PPC_VLE_SDAREL_LO16A): Likewise.
(R_PPC_VLE_SDAREL_LO16D): Likewise.
(R_PPC_VLE_SDAREL_HI16A): Likewise.
(R_PPC_VLE_SDAREL_HI16D): Likewise.
(R_PPC_VLE_SDAREL_HA16A): Likewise.
(R_PPC_VLE_SDAREL_HA16D): Likewise.
(SEC_PPC_VLE): Remove.
(PF_PPC_VLE): New program header flag.
(SHF_PPC_VLE): New section header flag.
(vle_opcodes, vle_num_opcodes): New.
(VLE_OP): New macro.
(VLE_OP_TO_SEG): New macro.
2012-05-14 Catherine Moore <clm@codesourcery.com>
Maciej W. Rozycki <macro@codesourcery.com>
Rhonda Wittels <rhonda@codesourcery.com>
include/opcode/
* ppc.h (PPC_OPCODE_VLE): New definition.
(PPC_OP_SA): New macro.
(PPC_OP_SE_VLE): New macro.
(PPC_OP): Use a variable shift amount.
(powerpc_operand): Update comments.
(PPC_OPSHIFT_INV): New macro.
(PPC_OPERAND_CR): Replace with...
(PPC_OPERAND_CR_BIT): ...this and
(PPC_OPERAND_CR_REG): ...this.
2012-05-14 James Lemke <jwlemke@codesourcery.com>
ld/
* ldlang.c (walk_wild_consider_section): Don't copy section_flag_list.
Pass it to callback.
(walk_wild_section_general): Pass section_flag_list to callback.
(lang_add_section): Add sflag_list parm.
Move out logic to keep / omit a section & call bfd_lookup_section_flags.
(output_section_callback_fast): Add sflag_list parm.
Add new parm to lang_add_section calls.
(output_section_callback): Likewise.
(check_section_callback): Add sflag_list parm.
(lang_place_orphans): Add new parm to lang_add_section calls.
(gc_section_callback): Add sflag_list parm.
(find_relro_section_callback): Likewise.
* ldlang.h (callback_t): Add flag_info parm.
(lang_add_section): Add sflag_list parm.
* emultempl/armelf.em (elf32_arm_add_stub_section):
Add lang_add_section parm.
* emultempl/beos.em (gld*_place_orphan): Likewise.
* emultempl/elf32.em (gld*_place_orphan): Likewise.
* emultempl/hppaelf.em (hppaelf_add_stub_section): Likewise.
* emultempl/m68hc1xelf.em (m68hc11elf_add_stub_section): Likewise.
* emultempl/mipself.em (mips_add_stub_section): Likewise.
* emultempl/mmo.em (mmo_place_orphan): Likewise.
* emultempl/pe.em (gld_*_place_orphan): Likewise.
* emultempl/pep.em (gld_*_place_orphan): Likewise.
* emultempl/ppc64elf.em (ppc_add_stub_section): Likewise.
* emultempl/spuelf.em (spu_place_special_section): Likewise.
* emultempl/vms.em (vms_place_orphan): Likewise.
2012-05-14 James Lemke <jwlemke@codesourcery.com>
ld/testsuite/
* ld-powerpc/powerpc.exp: Create ppceabitests.
* ld-powerpc/vle-multiseg.s: New.
* ld-powerpc/vle-multiseg-1.d: New.
* ld-powerpc/vle-multiseg-1.ld: New.
* ld-powerpc/vle-multiseg-2.d: New.
* ld-powerpc/vle-multiseg-2.ld: New.
* ld-powerpc/vle-multiseg-3.d: New.
* ld-powerpc/vle-multiseg-3.ld: New.
* ld-powerpc/vle-multiseg-4.d: New.
* ld-powerpc/vle-multiseg-4.ld: New.
* ld-powerpc/vle-multiseg-5.d: New.
* ld-powerpc/vle-multiseg-5.ld: New.
* ld-powerpc/vle-multiseg-6.d: New.
* ld-powerpc/vle-multiseg-6.ld: New.
* ld-powerpc/vle-multiseg-6a.s: New.
* ld-powerpc/vle-multiseg-6b.s: New.
* ld-powerpc/vle-multiseg-6c.s: New.
* ld-powerpc/vle-multiseg-6d.s: New.
* ld-powerpc/powerpc.exp: Run new tests.
2012-05-14 Catherine Moore <clm@codesourcery.com>
ld/
* NEWS: Mention PowerPC VLE port.
2012-05-14 Catherine Moore <clm@codesourcery.com>
ld/testsuite/
* ld-powerpc/apuinfo.rd: Update for VLE.
* ld-powerpc/vle-reloc-1.d: New.
* ld-powerpc/vle-reloc-1.s: New.
* ld-powerpc/vle-reloc-2.d: New.
* ld-powerpc/vle-reloc-2.s: New.
* ld-powerpc/vle-reloc-3.d: New.
* ld-powerpc/vle-reloc-3.s: New.
* ld-powerpc/vle-reloc-def-1.s: New.
* ld-powerpc/vle-reloc-def-2.s: New.
* ld-powerpc/vle-reloc-def-3.s: New.
2012-05-14 James Lemke <jwlemke@codesourcery.com>
opcodes/
* ppc-dis.c (get_powerpc_dialect): Use is_ppc_vle.
(PPC_OPCD_SEGS, VLE_OPCD_SEGS): New defines.
(vle_opcd_indices): New array.
(lookup_vle): New function.
(disassemble_init_powerpc): Revise for second (VLE) opcode table.
(print_insn_powerpc): Likewise.
* ppc-opc.c: Likewise.
2012-05-14 Catherine Moore <clm@codesourcery.com>
Maciej W. Rozycki <macro@codesourcery.com>
Rhonda Wittels <rhonda@codesourcery.com>
Nathan Froyd <froydnj@codesourcery.com>
opcodes/
* ppc-opc.c (insert_arx, extract_arx): New functions.
(insert_ary, extract_ary): New functions.
(insert_li20, extract_li20): New functions.
(insert_rx, extract_rx): New functions.
(insert_ry, extract_ry): New functions.
(insert_sci8, extract_sci8): New functions.
(insert_sci8n, extract_sci8n): New functions.
(insert_sd4h, extract_sd4h): New functions.
(insert_sd4w, extract_sd4w): New functions.
(insert_vlesi, extract_vlesi): New functions.
(insert_vlensi, extract_vlensi): New functions.
(insert_vleui, extract_vleui): New functions.
(insert_vleil, extract_vleil): New functions.
(BI_MASK, BB_MASK, BT): Use PPC_OPERAND_CR_BIT.
(BI16, BI32, BO32, B8): New.
(B15, B24, CRD32, CRS): New.
(CRD, OBF, BFA, CR, CRFS): Use PPC_OPERAND_CR_REG.
(DB, IMM20, RD, Rx, ARX, RY, RZ): New.
(ARY, SCLSCI8, SCLSCI8N, SE_SD, SE_SDH): New.
(SH6_MASK): Use PPC_OPSHIFT_INV.
(SI8, UI5, OIMM5, UI7, BO16): New.
(VLESIMM, VLENSIMM, VLEUIMM, VLEUIMML): New.
(XT6, XA6, XB6, XB6S, XC6): Use PPC_OPSHIFT_INV.
(ALLOW8_SPRG): New.
(insert_sprg, extract_sprg): Check ALLOW8_SPRG.
(OPVUP, OPVUP_MASK OPVUP): New
(BD8, BD8_MASK, BD8IO, BD8IO_MASK): New.
(EBD8IO, EBD8IO1_MASK, EBD8IO2_MASK, EBD8IO3_MASK): New.
(BD15, BD15_MASK, EBD15, EBD15_MASK, EBD15BI, EBD15BI_MASK): New.
(BD24,BD24_MASK, C_LK, C_LK_MASK, C, C_MASK): New.
(IA16, IA16_MASK, I16A, I16A_MASK, I16L, I16L_MASK): New.
(IM7, IM7_MASK, LI20, LI20_MASK, SCI8, SCI8_MASK): New.
(SCI8BF, SCI8BF_MASK, SD4, SD4_MASK): New.
(SE_IM5, SE_IM5_MASK): New.
(SE_R, SE_R_MASK, SE_RR, SE_RR_MASK): New.
(EX, EX_MASK, BO16F, BO16T, BO32F, BO32T): New.
(BO32DNZ, BO32DZ): New.
(NO371, PPCSPE, PPCISEL, PPCEFS, MULHW): Include PPC_OPCODE_VLE.
(PPCVLE): New.
(powerpc_opcodes): Add new VLE instructions. Update existing
instruction to include PPCVLE if supported.
* ppc-dis.c (ppc_opts): Add vle entry.
(get_powerpc_dialect): New function.
(powerpc_init_dialect): VLE support.
(print_insn_big_powerpc): Call get_powerpc_dialect.
(print_insn_little_powerpc): Likewise.
(operand_value_powerpc): Handle negative shift counts.
(print_insn_powerpc): Handle 2-byte instruction lengths.
2012-05-14 21:45:30 +02:00
|
|
|
|
* Add support for the VLE extension to the PowerPC architecture.
|
|
|
|
|
|
|
2012-05-03 15:12:08 +02:00
|
|
|
|
* Add support for the Freescale XGATE architecture.
|
|
|
|
|
|
|
2012-03-13 17:59:57 +01:00
|
|
|
|
* Add support for .bundle_align_mode, .bundle_lock, and .bundle_unlock
|
|
|
|
|
|
directives. These are currently available only for x86 and ARM targets.
|
|
|
|
|
|
|
2011-11-02 04:09:11 +01:00
|
|
|
|
* Add support for the Renesas RL78 architecture.
|
|
|
|
|
|
|
bfd:
* Makefile.am (ALL_MACHINES): Add cpu-epiphany.lo .
(ALL_MACHINES_CFILES): Add cpu-epiphany.c .
(BFD32_BACKENDS): Add elf32-epiphany.lo .
(BFD32_BACKENDS_CFILES): Add elf32-epiphany.c .
* Makefile.in, bfd-in2.h, configure, libbfd.h: Regenerate.
* archures.c (bfd_arch_epiphany): Add.
(bfd_mach_epiphany16, bfd_mach_epiphany32): Define.
(bfd_epiphany_arch): Declare.
(bfd_archures_list): Add &bfd_epiphany_arch.
* config.bfd (epiphany-*-elf): New target case.
* configure.in (bfd_elf32_epiphany_vec): New target vector case.
* reloc.c (BFD_RELOC_EPIPHANY_SIMM8): New relocation.
(BFD_RELOC_EPIPHANY_SIMM24, BFD_RELOC_EPIPHANY_HIGH): Likewise.
(BFD_RELOC_EPIPHANY_LOW, BFD_RELOC_EPIPHANY_SIMM11): Likewise.
(BFD_RELOC_EPIPHANY_IMM11, BFD_RELOC_EPIPHANY_IMM8): Likewise.
* targets.c (bfd_elf32_epiphany_vec): Declare.
(_bfd_target_vector): Add bfd_elf32_epiphany_vec.
* po/SRC-POTFILES.in, po/bfd.pot: Regenerate.
* cpu-epiphany.c, elf32-epiphany.c: New files.
binutils:
* readelf.c (include "elf/epiphany.h")
(guess_is_rela, dump_relocation): Handle EM_ADAPTEVA_EPIPHANY.
(get_machine_name, is_32bit_abs_reloc, is_32bit_pcrel_reloc): Likewise.
(is_16bit_abs_reloc, is_none_reloc): Likewise.
* po/binutils.pot: Regenerate.
cpu:
* cpu/epiphany.cpu, cpu/epiphany.opc: New files.
gas:
* NEWS: Mention addition of Adapteva Epiphany support.
* config/tc-epiphany.c, config/tc-epiphany.h: New files.
* Makefile.am (TARGET_CPU_CFILES): Add config/tc-epiphany.c .
(TARGET_CPU_HFILES): Add config/tc-epiphany.h .
* Makefile.in, configure, doc/Makefile.in, po/POTFILES.in: Regenerate.
* configure.in: Also set using_cgen for epiphany.
* configure.tgt: Handle epiphany.
* doc/Makefile.am (CPU_DOCS): Add c-epiphany.texi .
* doc/all.texi: Set EPIPHANY.
* doc/as.texinfo: Add EPIPHANY-specific text.
* doc/c-epiphany.texi: New file.
* po/gas.pot: Regenerate.
gas/testsuite:
* gas/epiphany: New directory.
include:
* dis-asm.h (print_insn_epiphany): Declare.
* elf/epiphany.h: New file.
* elf/common.h (EM_ADAPTEVA_EPIPHANY): Define.
ld:
* NEWS: Mention addition of Adapteva Epiphany support.
* Makefile.am (ALL_EMULATION_SOURCES): Add eelf32epiphany.c .
(eelf32epiphany.c): New rule.
* Makefile.in: Regenerate.
* configure.tgt: Handle epiphany-*-elf.
* po/ld.pot: Regenerate.
* testsuite/ld-srec/srec.exp: xfail epiphany.
* emulparams/elf32epiphany.sh: New file.
opcodes:
* Makefile.am (HFILES): Add epiphany-desc.h and epiphany-opc.h .
(TARGET_LIBOPCODES_CFILES): Add epiphany-asm.c, epiphany-desc.c,
epiphany-dis.c, epiphany-ibld.c and epiphany-opc.c .
(CLEANFILES): Add stamp-epiphany.
(EPIPHANY_DEPS): Set. Make CGEN-generated Epiphany files depend on it.
(stamp-epiphany): New rule.
* Makefile.in, configure, po/POTFILES.in, po/opcodes.pot: Regenerate.
* configure.in: Handle bfd_epiphany_arch.
* disassemble.c (ARCH_epiphany): Define.
(disassembler): Handle bfd_arch_epiphany.
* epiphany-asm.c, epiphany-desc.c, epiphany-desc.h: New files.
* epiphany-dis.c, epiphany-ibld.c, epiphany-opc.c: Likewise.
* epiphany-opc.h: Likewise.
2011-10-25 13:18:16 +02:00
|
|
|
|
* Add support for the Adapteva EPIPHANY architecture.
|
|
|
|
|
|
|
2012-06-22 23:54:06 +02:00
|
|
|
|
* For x86, allow 'rep bsf', 'rep bsr', and 'rep ret' syntax.
|
2012-06-22 18:42:08 +02:00
|
|
|
|
|
2011-09-22 10:11:16 +02:00
|
|
|
|
Changes in 2.22:
|
|
|
|
|
|
|
2011-10-28 16:37:30 +02:00
|
|
|
|
* Add support for the Tilera TILEPro and TILE-Gx architectures.
|
2010-11-05 09:33:51 +01:00
|
|
|
|
|
2011-06-15 11:12:09 +02:00
|
|
|
|
Changes in 2.21:
|
2010-11-05 09:33:51 +01:00
|
|
|
|
|
2010-08-25 18:03:58 +02:00
|
|
|
|
* Gas no longer requires doubling of ampersands in macros.
|
|
|
|
|
|
|
bfd:
* Makefile.am (ALL_MACHINES): Add cpu-tic6x.lo.
(ALL_MACHINES_CFILES): Add cpu-tic6x.c.
(BFD32_BACKENDS): Add elf32-tic6x.lo.
(BFD32_BACKENDS_CFILES): Add elf32-tic6x.c.
* Makefile.in: Regenerate.
* archures.c (bfd_arch_tic6x, bfd_tic6x_arch): New.
(bfd_archures_list): Update.
* config.bfd (tic6x-*-elf): New.
* configure.in (bfd_elf32_tic6x_be_vec, bfd_elf32_tic6x_le_vec):
New.
* configure: Regenerate.
* cpu-tic6x.c, elf32-tic6x.c: New.
* reloc.c (BFD_RELOC_C6000_PCR_S21, BFD_RELOC_C6000_PCR_S12,
BFD_RELOC_C6000_PCR_S10, BFD_RELOC_C6000_PCR_S7,
BFD_RELOC_C6000_ABS_S16, BFD_RELOC_C6000_ABS_L16,
BFD_RELOC_C6000_ABS_H16, BFD_RELOC_C6000_SBR_U15_B,
BFD_RELOC_C6000_SBR_U15_H, BFD_RELOC_C6000_SBR_U15_W,
BFD_RELOC_C6000_SBR_S16, BFD_RELOC_C6000_SBR_L16_B,
BFD_RELOC_C6000_SBR_L16_H, BFD_RELOC_C6000_SBR_L16_W,
BFD_RELOC_C6000_SBR_H16_B, BFD_RELOC_C6000_SBR_H16_H,
BFD_RELOC_C6000_SBR_H16_W, BFD_RELOC_C6000_SBR_GOT_U15_W,
BFD_RELOC_C6000_SBR_GOT_L16_W, BFD_RELOC_C6000_SBR_GOT_H16_W,
BFD_RELOC_C6000_DSBT_INDEX, BFD_RELOC_C6000_PREL31,
BFD_RELOC_C6000_COPY, BFD_RELOC_C6000_ALIGN,
BFD_RELOC_C6000_FPHEAD, BFD_RELOC_C6000_NOCMP): New.
* targets.c (bfd_elf32_tic6x_be_vec, bfd_elf32_tic6x_le_vec): New.
(_bfd_target_vector): Update.
* bfd-in2.h, libbfd.h: Regenerate.
binutils:
* MAINTAINERS: Add self as TI C6X maintainer.
* NEWS: Add news entry for TI C6X support.
* readelf.c: Include elf/tic6x.h.
(guess_is_rela): Handle EM_TI_C6000.
(dump_relocations): Likewise.
(get_tic6x_dynamic_type): New.
(get_dynamic_type): Call it.
(get_machine_flags): Handle EF_C6000_REL.
(get_osabi_name): Handle machine-specific values only for relevant
machines. Handle C6X values.
(get_tic6x_segment_type): New.
(get_segment_type): Call it.
(get_tic6x_section_type_name): New.
(get_section_type_name): Call it.
(is_32bit_abs_reloc, is_16bit_abs_reloc, is_none_reloc): Handle
EM_TI_C6000.
gas:
* Makefile.am (TARGET_CPU_CFILES): Add config/tc-tic6x.c.
(TARGET_CPU_HFILES): Add config/tc-tic6x.h.
* Makefile.in: Regenerate.
* NEWS: Add news entry for TI C6X support.
* app.c (do_scrub_chars): Handle "||^" for TI C6X. Handle
TC_PREDICATE_START_CHAR and TC_PREDICATE_END_CHAR. Keep spaces in
operands if TC_KEEP_OPERAND_SPACES.
* configure.tgt (tic6x-*-*): New.
* config/tc-ia64.h (TC_PREDICATE_START_CHAR,
TC_PREDICATE_END_CHAR): Define.
* config/tc-tic6x.c, config/tc-tic6x.h: New.
* doc/Makefile.am (CPU_DOCS): Add c-tic6x.texi.
* doc/Makefile.in: Regenerate.
* doc/all.texi (TIC6X): Define.
* doc/as.texinfo: Add TI C6X documentation. Include c-tic6x.texi.
* doc/c-tic6x.texi: New.
gas/testsuite:
* gas/tic6x: New directory and testcases.
include:
* dis-asm.h (print_insn_tic6x): Declare.
include/elf:
* common.h (ELFOSABI_C6000_ELFABI, ELFOSABI_C6000_LINUX): Define.
* tic6x.h: New.
include/opcode:
* tic6x-control-registers.h, tic6x-insn-formats.h,
tic6x-opcode-table.h, tic6x.h: New.
ld:
* Makefile.am (ALL_EMULATIONS): Add eelf32_tic6x_be.o and
eelf32_tic6x_le.o.
(eelf32_tic6x_be.c, eelf32_tic6x_le.c): New.
* NEWS: Add news entry for TI C6X support.
* configure.tgt (tic6x-*-*): New.
* emulparams/elf32_tic6x_be.sh, emulparams/elf32_tic6x_le.sh: New.
ld/testsuite:
* ld-elf/flags1.d, ld-elf/merge.d: XFAIL for tic6x-*-*.
* ld-elf/sec-to-seg.exp: Set B_test_same_seg to 0 for tic6x-*-*.
* ld-tic6x: New directory and testcases.
opcodes:
* Makefile.am (TARGET_LIBOPCODES_CFILES): Add tic6x-dis.c.
* Makefile.in: Regenerate.
* configure.in (bfd_tic6x_arch): New.
* configure: Regenerate.
* disassemble.c (ARCH_tic6x): Define if ARCH_all.
(disassembler): Handle TI C6X.
* tic6x-dis.c: New.
2010-03-25 22:12:36 +01:00
|
|
|
|
* Add support for the TMS320C6000 (TI C6X) processor family.
|
|
|
|
|
|
|
2010-01-27 23:01:38 +01:00
|
|
|
|
* GAS now understands an extended syntax in the .section directive flags
|
|
|
|
|
|
for COFF targets that allows the section's alignment to be specified. This
|
|
|
|
|
|
feature has also been backported to the 2.20 release series, starting with
|
|
|
|
|
|
2.20.1.
|
|
|
|
|
|
|
2009-09-29 16:17:19 +02:00
|
|
|
|
* Add support for the Renesas RX processor.
|
|
|
|
|
|
|
2018-07-02 12:18:24 +02:00
|
|
|
|
* New command-line option, --compress-debug-sections, which requests
|
2010-07-15 19:45:17 +02:00
|
|
|
|
compression of DWARF debug information sections in the relocatable output
|
|
|
|
|
|
file. Compressed debug sections are supported by readelf, objdump, and
|
|
|
|
|
|
gold, but not currently by Gnu ld.
|
|
|
|
|
|
|
2009-09-04 10:23:49 +02:00
|
|
|
|
Changes in 2.20:
|
|
|
|
|
|
|
2010-07-23 16:52:54 +02:00
|
|
|
|
* Added support for v850e2 and v850e2v3.
|
|
|
|
|
|
|
2009-07-23 15:00:30 +02:00
|
|
|
|
* GNU/Linux targets now supports "gnu_unique_object" as a value in the .type
|
|
|
|
|
|
pseudo op. It marks the symbol as being globally unique in the entire
|
|
|
|
|
|
process.
|
|
|
|
|
|
|
2009-07-09 09:52:37 +02:00
|
|
|
|
* ARM assembler now supports .inst[.nw] pseudo-ops to insert opcodes specified
|
|
|
|
|
|
in binary rather than text.
|
2008-09-08 10:56:57 +02:00
|
|
|
|
|
2009-05-19 18:08:08 +02:00
|
|
|
|
* Add support for common symbol alignment to PE formats.
|
|
|
|
|
|
|
2009-04-24 20:31:29 +02:00
|
|
|
|
* Add support for the new discriminator column in the DWARF line table,
|
|
|
|
|
|
with a discriminator operand for the .loc directive.
|
|
|
|
|
|
|
2009-03-02 11:33:08 +01:00
|
|
|
|
* Add support for Sunplus score architecture.
|
|
|
|
|
|
|
2009-04-30 17:47:13 +02:00
|
|
|
|
* The .type pseudo-op now accepts a type of STT_GNU_IFUNC which can be used to
|
|
|
|
|
|
indicate that if the symbol is the target of a relocation, its value should
|
|
|
|
|
|
not be use. Instead the function should be invoked and its result used as
|
|
|
|
|
|
the value.
|
2012-03-13 17:59:57 +01:00
|
|
|
|
|
2008-12-23 20:10:25 +01:00
|
|
|
|
* Add support for Lattice Mico32 (lm32) architecture.
|
|
|
|
|
|
|
2012-03-13 17:59:57 +01:00
|
|
|
|
* Add support for Xilinx MicroBlaze architecture.
|
2009-08-07 14:12:52 +02:00
|
|
|
|
|
2008-09-08 10:56:57 +02:00
|
|
|
|
Changes in 2.19:
|
|
|
|
|
|
|
2008-09-28 17:15:32 +02:00
|
|
|
|
* New pseudo op .cfi_val_encoded_addr, to record constant addresses in unwind
|
|
|
|
|
|
tables without runtime relocation.
|
|
|
|
|
|
|
2018-07-02 12:18:24 +02:00
|
|
|
|
* New command-line option, -h-tick-hex, for sh, m32c, and h8/300 targets, which
|
2008-08-06 17:42:15 +02:00
|
|
|
|
adds compatibility with H'00 style hex constants.
|
|
|
|
|
|
|
2018-07-02 12:18:24 +02:00
|
|
|
|
* New command-line option, -msse-check=[none|error|warning], for x86
|
2008-04-10 19:53:40 +02:00
|
|
|
|
targets.
|
|
|
|
|
|
|
2018-07-02 12:18:24 +02:00
|
|
|
|
* New sub-option added to the assembler's -a command-line switch to
|
2008-04-10 14:45:18 +02:00
|
|
|
|
generate a listing output. The 'g' sub-option will insert into the listing
|
|
|
|
|
|
various information about the assembly, such as assembler version, the
|
2018-07-02 12:18:24 +02:00
|
|
|
|
command-line options used, and a time stamp.
|
2008-04-10 14:45:18 +02:00
|
|
|
|
|
2018-07-02 12:18:24 +02:00
|
|
|
|
* New command-line option -msse2avx for x86 target to encode SSE
|
binutils/
2008-04-03 H.J. Lu <hongjiu.lu@intel.com>
* dwarf.c (dwarf_regnames_i386): Add AVX registers.
(dwarf_regnames_x86_64): Likewise.
gas/
2008-04-03 H.J. Lu <hongjiu.lu@intel.com>
* NEWS: Mention AES, CLMUL, AVX/FMA and -msse2avx.
* doc/c-i386.texi: Add avx, aes, clmul and fma to -march=.
Document -msse2avx, .avx, .aes, .clmul and .fma.
* config/tc-i386.c (YMMWORD_MNEM_SUFFIX): New.
(vex_prefix): Likewise.
(sse2avx): Likewise.
(CPU_FLAGS_ARCH_MATCH): Likewise.
(CPU_FLAGS_64BIT_MATCH): Likewise.
(CPU_FLAGS_32BIT_MATCH): Likewise.
(CPU_FLAGS_PERFECT_MATCH): Likewise.
(regymm): Likewise.
(vex_imm4): Likewise.
(fits_in_imm4): Likewise.
(build_vex_prefix): Likewise.
(VEX_check_operands): Likewise.
(bad_implicit_operand): Likewise.
(OPTION_MSSE2AVX): Likewise.
(T_YMMWORD): Likewise.
(_i386_insn): Add vex.
(cpu_arch): Add .avx, .aes, .clmul and .fma.
(cpu_flags_match): Changed to take a pointer to const template.
Enable encoding SSE instructions with VEX prefix for -msse2avx.
(match_mem_size): Also check ymmword.
(operand_type_match): Clear ymmword.
(md_begin): Allow '_' in mnemonic.
(type_names): Add OPERAND_TYPE_VEX_IMM4.
(process_immext): Update assert.
(md_assemble): Don't call process_immext if sse2avx and immext
are true. Call build_vex_prefix if vex is true.
(parse_insn): Updated for cpu_flags_match.
(swap_operands): Handle 5 operands.
(match_template): Handle 5 operands. Updated for cpu_flags_match.
Check regymm. Call VEX_check_operands. Handle YMMWORD_MNEM_SUFFIX.
(process_suffix): Handle YMMWORD_MNEM_SUFFIX.
(check_byte_reg): Check regymm.
(process_operands): Duplicate the destination register for
-msse2avx if needed.
(build_modrm_byte): Updated for instructions with VEX encoding.
(output_insn): Output VEX prefix if needed.
(md_longopts): Add msse2avx.
(md_parse_option): Handle OPTION_MSSE2AVX.
(md_show_usage): Add avx, aes, clmul, fma and -msse2avx.
(intel_e09): Support YMMWORD.
(intel_e11): Likewise.
(intel_get_token): Likewise.
gas/testsuite/
2008-04-03 H.J. Lu <hongjiu.lu@intel.com>
* gas/i386/i386.exp: Run aes, aes-intel, x86-64-aes,
x86-64-aes-intel, avx, avx-intel, inval-avx, x86-64-avx,
x86-64-avx-intel and x86-64-inval-avx.
* gas/cfi/cfi-i386.s: Add tests for AVX register maps.
* gas/cfi/cfi-x86_64.s: Likewise.
* gas/i386/aes.d: New.
* gas/i386/aes.s: Likewise.
* gas/i386/aes-intel.d: Likewise.
* gas/i386/avx.d: Likewise.
* gas/i386/avx.s: Likewise.
* gas/i386/avx-intel.d: Likewise.
* gas/i386/clmul.d: Likewise.
* gas/i386/clmul-intel.d: Likewise.
* gas/i386/clmul.s: Likewise.
* gas/i386/i386.exp: Likewise.
* gas/i386/inval-avx.l: Likewise.
* gas/i386/inval-avx.s: Likewise.
* gas/i386/sse2avx.d: Likewise.
* gas/i386/sse2avx.s: Likewise.
* gas/i386/x86-64-aes.d: Likewise.
* gas/i386/x86-64-aes.s: Likewise.
* gas/i386/x86-64-aes-intel.d: Likewise.
* gas/i386/x86-64-avx.d: Likewise.
* gas/i386/x86-64-avx.s: Likewise.
* gas/i386/x86-64-avx-intel.d: Likewise.
* gas/i386/x86-64-clmul.d: Likewise.
* gas/i386/x86-64-clmul-intel.d: Likewise.
* gas/i386/x86-64-clmul.s: Likewise.
* gas/i386/x86-64-inval-avx.l: Likewise.
* gas/i386/x86-64-inval-avx.s: Likewise.
* gas/i386/x86-64-sse2avx.d: Likewise.
* gas/i386/x86-64-sse2avx.s: Likewise.
* gas/i386/arch-10.s: Add tests for AVX, AES, CLMUL and FMA.
* gas/i386/x86-64-arch-2.s: Likewise.
* gas/i386/rexw.s: Add AVX tests.
* gas/i386/x86-64-opcode-inval.s: Remove lds/les test.
* gas/cfi/cfi-i386.d: Updated.
* gas/cfi/cfi-x86_64.d: Likewise.
* gas/i386/arch-10.d: Likewise.
* gas/i386/arch-10-1.l: Likewise.
* gas/i386/arch-10-2.l: Likewise.
* gas/i386/arch-10-3.l: Likewise.
* gas/i386/arch-10-4.l: Likewise.
* gas/i386/rexw.d: Likewise.
* gas/i386/x86-64-arch-2.d: Likewise.
* gas/i386/x86-64-opcode-inval.d: Likewise.
* gas/i386/x86-64-opcode-inval-intel.d: Likewise.
include/opcode/
2008-04-03 H.J. Lu <hongjiu.lu@intel.com>
* i386.h (MAX_OPERANDS): Set to 5.
(MAX_MNEM_SIZE): Changed to 20.
opcodes/
2008-04-03 H.J. Lu <hongjiu.lu@intel.com>
* i386-dis.c (OP_E_register): New.
(OP_E_memory): Likewise.
(OP_VEX): Likewise.
(OP_EX_Vex): Likewise.
(OP_EX_VexW): Likewise.
(OP_XMM_Vex): Likewise.
(OP_XMM_VexW): Likewise.
(OP_REG_VexI4): Likewise.
(PCLMUL_Fixup): Likewise.
(VEXI4_Fixup): Likewise.
(VZERO_Fixup): Likewise.
(VCMP_Fixup): Likewise.
(VPERMIL2_Fixup): Likewise.
(rex_original): Likewise.
(rex_ignored): Likewise.
(Mxmm): Likewise.
(XMM): Likewise.
(EXxmm): Likewise.
(EXxmmq): Likewise.
(EXymmq): Likewise.
(Vex): Likewise.
(Vex128): Likewise.
(Vex256): Likewise.
(VexI4): Likewise.
(EXdVex): Likewise.
(EXqVex): Likewise.
(EXVexW): Likewise.
(EXdVexW): Likewise.
(EXqVexW): Likewise.
(XMVex): Likewise.
(XMVexW): Likewise.
(XMVexI4): Likewise.
(PCLMUL): Likewise.
(VZERO): Likewise.
(VCMP): Likewise.
(VPERMIL2): Likewise.
(xmm_mode): Likewise.
(xmmq_mode): Likewise.
(ymmq_mode): Likewise.
(vex_mode): Likewise.
(vex128_mode): Likewise.
(vex256_mode): Likewise.
(USE_VEX_C4_TABLE): Likewise.
(USE_VEX_C5_TABLE): Likewise.
(USE_VEX_LEN_TABLE): Likewise.
(VEX_C4_TABLE): Likewise.
(VEX_C5_TABLE): Likewise.
(VEX_LEN_TABLE): Likewise.
(REG_VEX_XX): Likewise.
(MOD_VEX_XXX): Likewise.
(PREFIX_0F38DB..PREFIX_0F38DF): Likewise.
(PREFIX_0F3A44): Likewise.
(PREFIX_0F3ADF): Likewise.
(PREFIX_VEX_XXX): Likewise.
(VEX_OF): Likewise.
(VEX_OF38): Likewise.
(VEX_OF3A): Likewise.
(VEX_LEN_XXX): Likewise.
(vex): Likewise.
(need_vex): Likewise.
(need_vex_reg): Likewise.
(vex_i4_done): Likewise.
(vex_table): Likewise.
(vex_len_table): Likewise.
(OP_REG_VexI4): Likewise.
(vex_cmp_op): Likewise.
(pclmul_op): Likewise.
(vpermil2_op): Likewise.
(m_mode): Updated.
(es_reg): Likewise.
(PREFIX_0F38F0): Likewise.
(PREFIX_0F3A60): Likewise.
(reg_table): Add REG_VEX_71...REG_VEX_73 and REG_VEX_AE.
(prefix_table): Add PREFIX_0F38DB..PREFIX_0F38DF, PREFIX_0F3ADF
and PREFIX_VEX_XXX entries.
(x86_64_table): Use VEX_C4_TABLE and VEX_C5_TABLE.
(three_byte_table): Use PREFIX_0F38DB..PREFIX_0F38DF and
PREFIX_0F3ADF.
(mod_table): Use VEX_C4_TABLE, VEX_C5_TABLE and VEX_LEN_TABLE.
Add MOD_VEX_XXX entries.
(ckprefix): Initialize rex_original and rex_ignored. Store the
REX byte in rex_original.
(get_valid_dis386): Handle the implicit prefix in VEX prefix
bytes and USE_VEX_LEN_TABLE/USE_VEX_C4_TABLE/USE_VEX_C5_TABLE.
(print_insn): Set need_vex/need_vex_reg/vex_i4_done to 0 before
calling get_valid_dis386. Use rex_original and rex_ignored when
printing out REX.
(putop): Handle "XY".
(intel_operand_size): Handle VEX, xmm_mode, xmmq_mode and
ymmq_mode.
(OP_E_extended): Updated to use OP_E_register and
OP_E_memory.
(OP_XMM): Handle VEX.
(OP_EX): Likewise.
(XMM_Fixup): Likewise.
(CMP_Fixup): Use ARRAY_SIZE.
* i386-gen.c (cpu_flag_init): Add CpuAES, CPU_CLMUL_FLAGS,
CPU_FMA_FLAGS and CPU_AVX_FLAGS.
(operand_type_init): Add OPERAND_TYPE_REGYMM and
OPERAND_TYPE_VEX_IMM4.
(cpu_flags): Add CpuAVX, CpuAES, CpuCLMUL and CpuFMA.
(opcode_modifiers): Add Implicit1stXmm0, Vex, Vex256, VexNDD,
VexNDS, VexW0, VexW1, Vex0F, Vex0F38, Vex0F3A, Vex3Sources,
VexImmExt and SSE2AVX.
(operand_types): Add RegYMM, Ymmword and Vex_Imm4.
* i386-opc.h (CpuAVX): New.
(CpuAES): Likewise.
(CpuCLMUL): Likewise.
(CpuFMA): Likewise.
(Vex): Likewise.
(Vex256): Likewise.
(VexNDS): Likewise.
(VexNDD): Likewise.
(VexW0): Likewise.
(VexW1): Likewise.
(Vex0F): Likewise.
(Vex0F38): Likewise.
(Vex0F3A): Likewise.
(Vex3Sources): Likewise.
(VexImmExt): Likewise.
(SSE2AVX): Likewise.
(RegYMM): Likewise.
(Ymmword): Likewise.
(Vex_Imm4): Likewise.
(Implicit1stXmm0): Likewise.
(CpuXsave): Updated.
(CpuLM): Likewise.
(ByteOkIntel): Likewise.
(OldGcc): Likewise.
(Control): Likewise.
(Unspecified): Likewise.
(OTMax): Likewise.
(i386_cpu_flags): Add cpuavx, cpuaes, cpuclmul and cpufma.
(i386_opcode_modifier): Add implicit1stxmm0, vex, vex256,
vexnds, vexndd, vexw0, vexw1, vex0f, vex0f38, vex0f3a,
vex3sources, veximmext and sse2avx.
(i386_operand_type): Add regymm, ymmword and vex_imm4.
* i386-opc.tbl: Add AES, CLMUL, AVX and FMA new instructions.
* i386-reg.tbl: Add AVX registers, ymm0..ymm15.
* i386-init.h: Regenerated.
* i386-tbl.h: Likewise.
2008-04-03 16:03:21 +02:00
|
|
|
|
instructions with VEX prefix.
|
|
|
|
|
|
|
gas/
2008-05-02 H.J. Lu <hongjiu.lu@intel.com>
* NEWS: Mention XSAVE, EPT and MOVBE.
* config/tc-i386.c (cpu_arch): Add .movbe and .ept.
(md_show_usage): Add .movbe and .ept.
* doc/c-i386.texi: Add movbe and ept to -march=. Document
.movbe and .ept.
gas/testsuite/
2008-05-02 H.J. Lu <hongjiu.lu@intel.com>
* gas/i386/i386.exp: Run movbe, movbe-intel, inval-movbe, ept,
ept-intel, inval-ept, x86-64-movbe, x86-64-movbe-intel,
x86-64-inval-movbe. x86-64-ept, x86-64-ept-intel and
x86-64-inval-ept.
* gas/i386/arch-10.s: Add movbe and invept.
* gas/i386/x86-64-arch-2.s: Likewise.
* gas/i386/ept.d: New file
* gas/i386/ept-intel.d: Likewise.
* gas/i386/ept.s: Likewise.
* gas/i386/inval-ept.l: Likewise.
* gas/i386/inval-ept.s: Likewise.
* gas/i386/inval-movbe.l: Likewise.
* gas/i386/inval-movbe.s: Likewise.
* gas/i386/movbe.d: Likewise.
* gas/i386/movbe-intel.d: Likewise.
* gas/i386/movbe.s: Likewise.
* gas/i386/x86-64-inval-ept.l: Likewise.
* gas/i386/x86-64-inval-ept.s: Likewise.
* gas/i386/x86-64-inval-movbe.l: Likewise.
* gas/i386/x86-64-inval-movbe.s: Likewise.
* gas/i386/x86-64-ept.d: Likewise.
* gas/i386/x86-64-ept-intel.d: Likewise.
* gas/i386/x86-64-ept.s: Likewise.
* gas/i386/x86-64-movbe.d: Likewise.
* gas/i386/x86-64-movbe-intel.d: Likewise.
* gas/i386/x86-64-movbe.s: Likewise.
* gas/i386/arch-10.d: Updated.
* gas/i386/arch-10-1.l: Likewise.
* gas/i386/arch-10-2.l: Likewise.
* gas/i386/arch-10-3.l: Likewise.
* gas/i386/arch-10-4.l: Likewise.
* gas/i386/x86-64-arch-2.d: Likewise.
opcodes/
2008-05-02 H.J. Lu <hongjiu.lu@intel.com>
* i386-dis.c (MOVBE_Fixup): New.
(Mo): Likewise.
(PREFIX_0F3880): Likewise.
(PREFIX_0F3881): Likewise.
(PREFIX_0F38F0): Updated.
(prefix_table): Add PREFIX_0F3880 and PREFIX_0F3881. Update
PREFIX_0F38F0 and PREFIX_0F38F1 for movbe.
(three_byte_table): Use PREFIX_0F3880 and PREFIX_0F3881.
* i386-gen.c (cpu_flag_init): Add CPU_MOVBE_FLAGS and
CPU_EPT_FLAGS.
(cpu_flags): Add CpuMovbe and CpuEPT.
* i386-opc.h (CpuMovbe): New.
(CpuEPT): Likewise.
(CpuLM): Updated.
(i386_cpu_flags): Add cpumovbe and cpuept.
* i386-opc.tbl: Add entries for movbe and EPT instructions.
* i386-init.h: Regenerated.
* i386-tbl.h: Likewise.
2008-05-02 18:53:40 +02:00
|
|
|
|
* Add Intel XSAVE, EPT, MOVBE, AES, PCLMUL, AVX/FMA support for x86 target.
|
binutils/
2008-04-03 H.J. Lu <hongjiu.lu@intel.com>
* dwarf.c (dwarf_regnames_i386): Add AVX registers.
(dwarf_regnames_x86_64): Likewise.
gas/
2008-04-03 H.J. Lu <hongjiu.lu@intel.com>
* NEWS: Mention AES, CLMUL, AVX/FMA and -msse2avx.
* doc/c-i386.texi: Add avx, aes, clmul and fma to -march=.
Document -msse2avx, .avx, .aes, .clmul and .fma.
* config/tc-i386.c (YMMWORD_MNEM_SUFFIX): New.
(vex_prefix): Likewise.
(sse2avx): Likewise.
(CPU_FLAGS_ARCH_MATCH): Likewise.
(CPU_FLAGS_64BIT_MATCH): Likewise.
(CPU_FLAGS_32BIT_MATCH): Likewise.
(CPU_FLAGS_PERFECT_MATCH): Likewise.
(regymm): Likewise.
(vex_imm4): Likewise.
(fits_in_imm4): Likewise.
(build_vex_prefix): Likewise.
(VEX_check_operands): Likewise.
(bad_implicit_operand): Likewise.
(OPTION_MSSE2AVX): Likewise.
(T_YMMWORD): Likewise.
(_i386_insn): Add vex.
(cpu_arch): Add .avx, .aes, .clmul and .fma.
(cpu_flags_match): Changed to take a pointer to const template.
Enable encoding SSE instructions with VEX prefix for -msse2avx.
(match_mem_size): Also check ymmword.
(operand_type_match): Clear ymmword.
(md_begin): Allow '_' in mnemonic.
(type_names): Add OPERAND_TYPE_VEX_IMM4.
(process_immext): Update assert.
(md_assemble): Don't call process_immext if sse2avx and immext
are true. Call build_vex_prefix if vex is true.
(parse_insn): Updated for cpu_flags_match.
(swap_operands): Handle 5 operands.
(match_template): Handle 5 operands. Updated for cpu_flags_match.
Check regymm. Call VEX_check_operands. Handle YMMWORD_MNEM_SUFFIX.
(process_suffix): Handle YMMWORD_MNEM_SUFFIX.
(check_byte_reg): Check regymm.
(process_operands): Duplicate the destination register for
-msse2avx if needed.
(build_modrm_byte): Updated for instructions with VEX encoding.
(output_insn): Output VEX prefix if needed.
(md_longopts): Add msse2avx.
(md_parse_option): Handle OPTION_MSSE2AVX.
(md_show_usage): Add avx, aes, clmul, fma and -msse2avx.
(intel_e09): Support YMMWORD.
(intel_e11): Likewise.
(intel_get_token): Likewise.
gas/testsuite/
2008-04-03 H.J. Lu <hongjiu.lu@intel.com>
* gas/i386/i386.exp: Run aes, aes-intel, x86-64-aes,
x86-64-aes-intel, avx, avx-intel, inval-avx, x86-64-avx,
x86-64-avx-intel and x86-64-inval-avx.
* gas/cfi/cfi-i386.s: Add tests for AVX register maps.
* gas/cfi/cfi-x86_64.s: Likewise.
* gas/i386/aes.d: New.
* gas/i386/aes.s: Likewise.
* gas/i386/aes-intel.d: Likewise.
* gas/i386/avx.d: Likewise.
* gas/i386/avx.s: Likewise.
* gas/i386/avx-intel.d: Likewise.
* gas/i386/clmul.d: Likewise.
* gas/i386/clmul-intel.d: Likewise.
* gas/i386/clmul.s: Likewise.
* gas/i386/i386.exp: Likewise.
* gas/i386/inval-avx.l: Likewise.
* gas/i386/inval-avx.s: Likewise.
* gas/i386/sse2avx.d: Likewise.
* gas/i386/sse2avx.s: Likewise.
* gas/i386/x86-64-aes.d: Likewise.
* gas/i386/x86-64-aes.s: Likewise.
* gas/i386/x86-64-aes-intel.d: Likewise.
* gas/i386/x86-64-avx.d: Likewise.
* gas/i386/x86-64-avx.s: Likewise.
* gas/i386/x86-64-avx-intel.d: Likewise.
* gas/i386/x86-64-clmul.d: Likewise.
* gas/i386/x86-64-clmul-intel.d: Likewise.
* gas/i386/x86-64-clmul.s: Likewise.
* gas/i386/x86-64-inval-avx.l: Likewise.
* gas/i386/x86-64-inval-avx.s: Likewise.
* gas/i386/x86-64-sse2avx.d: Likewise.
* gas/i386/x86-64-sse2avx.s: Likewise.
* gas/i386/arch-10.s: Add tests for AVX, AES, CLMUL and FMA.
* gas/i386/x86-64-arch-2.s: Likewise.
* gas/i386/rexw.s: Add AVX tests.
* gas/i386/x86-64-opcode-inval.s: Remove lds/les test.
* gas/cfi/cfi-i386.d: Updated.
* gas/cfi/cfi-x86_64.d: Likewise.
* gas/i386/arch-10.d: Likewise.
* gas/i386/arch-10-1.l: Likewise.
* gas/i386/arch-10-2.l: Likewise.
* gas/i386/arch-10-3.l: Likewise.
* gas/i386/arch-10-4.l: Likewise.
* gas/i386/rexw.d: Likewise.
* gas/i386/x86-64-arch-2.d: Likewise.
* gas/i386/x86-64-opcode-inval.d: Likewise.
* gas/i386/x86-64-opcode-inval-intel.d: Likewise.
include/opcode/
2008-04-03 H.J. Lu <hongjiu.lu@intel.com>
* i386.h (MAX_OPERANDS): Set to 5.
(MAX_MNEM_SIZE): Changed to 20.
opcodes/
2008-04-03 H.J. Lu <hongjiu.lu@intel.com>
* i386-dis.c (OP_E_register): New.
(OP_E_memory): Likewise.
(OP_VEX): Likewise.
(OP_EX_Vex): Likewise.
(OP_EX_VexW): Likewise.
(OP_XMM_Vex): Likewise.
(OP_XMM_VexW): Likewise.
(OP_REG_VexI4): Likewise.
(PCLMUL_Fixup): Likewise.
(VEXI4_Fixup): Likewise.
(VZERO_Fixup): Likewise.
(VCMP_Fixup): Likewise.
(VPERMIL2_Fixup): Likewise.
(rex_original): Likewise.
(rex_ignored): Likewise.
(Mxmm): Likewise.
(XMM): Likewise.
(EXxmm): Likewise.
(EXxmmq): Likewise.
(EXymmq): Likewise.
(Vex): Likewise.
(Vex128): Likewise.
(Vex256): Likewise.
(VexI4): Likewise.
(EXdVex): Likewise.
(EXqVex): Likewise.
(EXVexW): Likewise.
(EXdVexW): Likewise.
(EXqVexW): Likewise.
(XMVex): Likewise.
(XMVexW): Likewise.
(XMVexI4): Likewise.
(PCLMUL): Likewise.
(VZERO): Likewise.
(VCMP): Likewise.
(VPERMIL2): Likewise.
(xmm_mode): Likewise.
(xmmq_mode): Likewise.
(ymmq_mode): Likewise.
(vex_mode): Likewise.
(vex128_mode): Likewise.
(vex256_mode): Likewise.
(USE_VEX_C4_TABLE): Likewise.
(USE_VEX_C5_TABLE): Likewise.
(USE_VEX_LEN_TABLE): Likewise.
(VEX_C4_TABLE): Likewise.
(VEX_C5_TABLE): Likewise.
(VEX_LEN_TABLE): Likewise.
(REG_VEX_XX): Likewise.
(MOD_VEX_XXX): Likewise.
(PREFIX_0F38DB..PREFIX_0F38DF): Likewise.
(PREFIX_0F3A44): Likewise.
(PREFIX_0F3ADF): Likewise.
(PREFIX_VEX_XXX): Likewise.
(VEX_OF): Likewise.
(VEX_OF38): Likewise.
(VEX_OF3A): Likewise.
(VEX_LEN_XXX): Likewise.
(vex): Likewise.
(need_vex): Likewise.
(need_vex_reg): Likewise.
(vex_i4_done): Likewise.
(vex_table): Likewise.
(vex_len_table): Likewise.
(OP_REG_VexI4): Likewise.
(vex_cmp_op): Likewise.
(pclmul_op): Likewise.
(vpermil2_op): Likewise.
(m_mode): Updated.
(es_reg): Likewise.
(PREFIX_0F38F0): Likewise.
(PREFIX_0F3A60): Likewise.
(reg_table): Add REG_VEX_71...REG_VEX_73 and REG_VEX_AE.
(prefix_table): Add PREFIX_0F38DB..PREFIX_0F38DF, PREFIX_0F3ADF
and PREFIX_VEX_XXX entries.
(x86_64_table): Use VEX_C4_TABLE and VEX_C5_TABLE.
(three_byte_table): Use PREFIX_0F38DB..PREFIX_0F38DF and
PREFIX_0F3ADF.
(mod_table): Use VEX_C4_TABLE, VEX_C5_TABLE and VEX_LEN_TABLE.
Add MOD_VEX_XXX entries.
(ckprefix): Initialize rex_original and rex_ignored. Store the
REX byte in rex_original.
(get_valid_dis386): Handle the implicit prefix in VEX prefix
bytes and USE_VEX_LEN_TABLE/USE_VEX_C4_TABLE/USE_VEX_C5_TABLE.
(print_insn): Set need_vex/need_vex_reg/vex_i4_done to 0 before
calling get_valid_dis386. Use rex_original and rex_ignored when
printing out REX.
(putop): Handle "XY".
(intel_operand_size): Handle VEX, xmm_mode, xmmq_mode and
ymmq_mode.
(OP_E_extended): Updated to use OP_E_register and
OP_E_memory.
(OP_XMM): Handle VEX.
(OP_EX): Likewise.
(XMM_Fixup): Likewise.
(CMP_Fixup): Use ARRAY_SIZE.
* i386-gen.c (cpu_flag_init): Add CpuAES, CPU_CLMUL_FLAGS,
CPU_FMA_FLAGS and CPU_AVX_FLAGS.
(operand_type_init): Add OPERAND_TYPE_REGYMM and
OPERAND_TYPE_VEX_IMM4.
(cpu_flags): Add CpuAVX, CpuAES, CpuCLMUL and CpuFMA.
(opcode_modifiers): Add Implicit1stXmm0, Vex, Vex256, VexNDD,
VexNDS, VexW0, VexW1, Vex0F, Vex0F38, Vex0F3A, Vex3Sources,
VexImmExt and SSE2AVX.
(operand_types): Add RegYMM, Ymmword and Vex_Imm4.
* i386-opc.h (CpuAVX): New.
(CpuAES): Likewise.
(CpuCLMUL): Likewise.
(CpuFMA): Likewise.
(Vex): Likewise.
(Vex256): Likewise.
(VexNDS): Likewise.
(VexNDD): Likewise.
(VexW0): Likewise.
(VexW1): Likewise.
(Vex0F): Likewise.
(Vex0F38): Likewise.
(Vex0F3A): Likewise.
(Vex3Sources): Likewise.
(VexImmExt): Likewise.
(SSE2AVX): Likewise.
(RegYMM): Likewise.
(Ymmword): Likewise.
(Vex_Imm4): Likewise.
(Implicit1stXmm0): Likewise.
(CpuXsave): Updated.
(CpuLM): Likewise.
(ByteOkIntel): Likewise.
(OldGcc): Likewise.
(Control): Likewise.
(Unspecified): Likewise.
(OTMax): Likewise.
(i386_cpu_flags): Add cpuavx, cpuaes, cpuclmul and cpufma.
(i386_opcode_modifier): Add implicit1stxmm0, vex, vex256,
vexnds, vexndd, vexw0, vexw1, vex0f, vex0f38, vex0f3a,
vex3sources, veximmext and sse2avx.
(i386_operand_type): Add regymm, ymmword and vex_imm4.
* i386-opc.tbl: Add AES, CLMUL, AVX and FMA new instructions.
* i386-reg.tbl: Add AVX registers, ymm0..ymm15.
* i386-init.h: Regenerated.
* i386-tbl.h: Likewise.
2008-04-03 16:03:21 +02:00
|
|
|
|
|
2018-07-02 12:18:24 +02:00
|
|
|
|
* New command-line options, -march=CPU[,+EXTENSION...], -mtune=CPU,
|
2008-01-24 23:44:37 +01:00
|
|
|
|
-mmnemonic=[att|intel], -msyntax=[att|intel], -mindex-reg,
|
|
|
|
|
|
-mnaked-reg and -mold-gcc, for x86 targets.
|
|
|
|
|
|
|
2007-10-04 19:05:37 +02:00
|
|
|
|
* Support for generating wide character strings has been added via the new
|
|
|
|
|
|
pseudo ops: .string16, .string32 and .string64.
|
|
|
|
|
|
|
2007-09-14 20:21:09 +02:00
|
|
|
|
* Support for SSE5 has been added to the i386 port.
|
|
|
|
|
|
|
2007-08-10 15:21:40 +02:00
|
|
|
|
Changes in 2.18:
|
|
|
|
|
|
|
2007-07-03 13:01:12 +02:00
|
|
|
|
* The GAS sources are now released under the GPLv3.
|
|
|
|
|
|
|
2007-06-29 16:09:34 +02:00
|
|
|
|
* Support for the National Semiconductor CR16 target has been added.
|
|
|
|
|
|
|
2007-03-27 10:33:47 +02:00
|
|
|
|
* Added gas .reloc pseudo. This is a low-level interface for creating
|
|
|
|
|
|
relocations.
|
|
|
|
|
|
|
2006-09-20 13:35:11 +02:00
|
|
|
|
* Add support for x86_64 PE+ target.
|
|
|
|
|
|
|
2006-09-17 01:51:50 +02:00
|
|
|
|
* Add support for Score target.
|
2002-06-29 06:54:59 +02:00
|
|
|
|
|
2007-07-03 13:01:12 +02:00
|
|
|
|
Changes in 2.17:
|
|
|
|
|
|
|
2006-02-17 15:36:28 +01:00
|
|
|
|
* Support for the Infineon XC16X has been added by KPIT Cummins Infosystems.
|
|
|
|
|
|
|
2005-11-08 12:17:03 +01:00
|
|
|
|
* Support for ms2 architecture has been added.
|
|
|
|
|
|
|
2005-10-25 19:42:02 +02:00
|
|
|
|
* Support for the Z80 processor family has been added.
|
|
|
|
|
|
|
2005-10-13 02:57:43 +02:00
|
|
|
|
* Add support for the "@<file>" syntax to the command line, so that extra
|
|
|
|
|
|
switches can be read from <file>.
|
|
|
|
|
|
|
2018-07-02 12:18:24 +02:00
|
|
|
|
* The SH target supports a new command-line switch --enable-reg-prefix which,
|
2005-10-06 13:44:07 +02:00
|
|
|
|
if enabled, will allow register names to be optionally prefixed with a $
|
|
|
|
|
|
character. This allows register names to be distinguished from label names.
|
2012-03-13 17:59:57 +01:00
|
|
|
|
|
2005-05-06 08:50:31 +02:00
|
|
|
|
* Macros with a variable number of arguments are now supported. See the
|
|
|
|
|
|
documentation for how this works.
|
|
|
|
|
|
|
2005-04-12 10:42:41 +02:00
|
|
|
|
* Added --reduce-memory-overheads switch to reduce the size of the hash
|
|
|
|
|
|
tables used, at the expense of longer assembly times, and
|
|
|
|
|
|
--hash-size=<NUMBER> to set the size of the hash tables used by gas.
|
|
|
|
|
|
|
2005-04-11 14:46:38 +02:00
|
|
|
|
* Macro names and macro parameter names can now be any identifier that would
|
|
|
|
|
|
also be legal as a symbol elsewhere. For macro parameter names, this is
|
|
|
|
|
|
known to cause problems in certain sources when the respective target uses
|
|
|
|
|
|
characters inconsistently, and thus macro parameter references may no longer
|
|
|
|
|
|
be recognized as such (see the documentation for details).
|
2012-03-13 17:59:57 +01:00
|
|
|
|
|
2005-04-01 16:17:17 +02:00
|
|
|
|
* Support the .f_floating, .d_floating, .g_floating and .h_floating directives
|
|
|
|
|
|
for the VAX target in order to be more compatible with the VAX MACRO
|
|
|
|
|
|
assembler.
|
|
|
|
|
|
|
2018-07-02 12:18:24 +02:00
|
|
|
|
* New command-line option -mtune=[itanium1|itanium2] for IA64 targets.
|
2005-03-29 00:34:20 +02:00
|
|
|
|
|
2005-03-15 18:49:15 +01:00
|
|
|
|
Changes in 2.16:
|
|
|
|
|
|
|
2005-03-08 14:59:23 +01:00
|
|
|
|
* Redefinition of macros now results in an error.
|
|
|
|
|
|
|
2018-07-02 12:18:24 +02:00
|
|
|
|
* New command-line option -mhint.b=[ok|warning|error] for IA64 targets.
|
2005-02-18 00:22:05 +01:00
|
|
|
|
|
2018-07-02 12:18:24 +02:00
|
|
|
|
* New command-line option -munwind-check=[warning|error] for IA64
|
2005-02-11 22:01:19 +01:00
|
|
|
|
targets.
|
|
|
|
|
|
|
2005-02-14 09:02:51 +01:00
|
|
|
|
* The IA64 port now uses automatic dependency violation removal as its default
|
|
|
|
|
|
mode.
|
|
|
|
|
|
|
2004-11-08 14:17:43 +01:00
|
|
|
|
* Port to MAXQ processor contributed by HCL Tech.
|
|
|
|
|
|
|
2004-10-05 15:51:40 +02:00
|
|
|
|
* Added support for generating unwind tables for ARM ELF targets.
|
|
|
|
|
|
|
2018-07-02 12:18:24 +02:00
|
|
|
|
* Add a -g command-line option to generate debug information in the target's
|
2004-08-17 14:19:58 +02:00
|
|
|
|
preferred debug format.
|
|
|
|
|
|
|
2004-07-07 19:28:53 +02:00
|
|
|
|
* Support for the crx-elf target added.
|
|
|
|
|
|
|
2004-07-09 14:32:35 +02:00
|
|
|
|
* Support for the sh-symbianelf target added.
|
2004-07-07 19:28:53 +02:00
|
|
|
|
|
2004-05-07 16:44:56 +02:00
|
|
|
|
* Added a pseudo-op (.secrel32) to generate 32 bit section relative relocations
|
|
|
|
|
|
on pe[i]-i386; required for this target's DWARF 2 support.
|
|
|
|
|
|
|
2004-05-05 16:33:14 +02:00
|
|
|
|
* Support for Motorola MCF521x/5249/547x/548x added.
|
|
|
|
|
|
|
2004-04-22 12:33:16 +02:00
|
|
|
|
* Support for ColdFire EMAC instructions added and Motorola syntax for MAC/EMAC
|
|
|
|
|
|
instrucitons.
|
|
|
|
|
|
|
2018-07-02 12:18:24 +02:00
|
|
|
|
* New command-line option -mno-shared for MIPS ELF targets.
|
2004-12-10 20:48:21 +01:00
|
|
|
|
|
2018-07-02 12:18:24 +02:00
|
|
|
|
* New command-line option --alternate and pseudo-ops .altmacro and .noaltmacro
|
2004-08-13 21:53:52 +02:00
|
|
|
|
added to enter (and leave) alternate macro syntax mode.
|
|
|
|
|
|
|
2004-07-13 19:31:15 +02:00
|
|
|
|
Changes in 2.15:
|
|
|
|
|
|
|
2004-04-21 02:44:36 +02:00
|
|
|
|
* The MIPS -membedded-pic option (Embedded-PIC code generation) is
|
|
|
|
|
|
deprecated and will be removed in a future release.
|
|
|
|
|
|
|
2003-12-19 12:44:01 +01:00
|
|
|
|
* Added PIC m32r Linux (ELF) and support to M32R assembler.
|
|
|
|
|
|
|
2003-12-06 02:25:29 +01:00
|
|
|
|
* Added support for ARM V6.
|
|
|
|
|
|
|
2003-12-03 Alexandre Oliva <aoliva@redhat.com>
* config/tc-sh.c: Add support for sh4a and no-fpu variants,
with appropriate additions to md_show_usage.
* testsuite/gas/sh/basic.exp: Call tests for sh4a.
* testsuite/gas/sh/{err-sh4a-fp.s, err-sh4a.s,
err-sh4al-dsp.s, sh4a-dsp.d, sh4a-dsp.s, sh4a-fp.d,
sh4a-fp.s, sh4a.d, sh4a.s, sh4al-dsp.d, sh4al-dsp.s:
New files, tests for sh4a and related variants.
* doc/c-sh.texi: Document new -isa options.
* doc/c-sh64.texi: Ditto.
* NEWS: Mention new support for sh4a.
2003-12-05 02:59:55 +01:00
|
|
|
|
* Added support for sh4a and variants.
|
|
|
|
|
|
|
2003-12-03 18:42:12 +01:00
|
|
|
|
* Support for Renesas M32R2 added.
|
|
|
|
|
|
|
2003-12-03 Alexandre Oliva <aoliva@redhat.com>
* config/tc-sh.c: Add support for sh4a and no-fpu variants,
with appropriate additions to md_show_usage.
* testsuite/gas/sh/basic.exp: Call tests for sh4a.
* testsuite/gas/sh/{err-sh4a-fp.s, err-sh4a.s,
err-sh4al-dsp.s, sh4a-dsp.d, sh4a-dsp.s, sh4a-fp.d,
sh4a-fp.s, sh4a.d, sh4a.s, sh4al-dsp.d, sh4al-dsp.s:
New files, tests for sh4a and related variants.
* doc/c-sh.texi: Document new -isa options.
* doc/c-sh64.texi: Ditto.
* NEWS: Mention new support for sh4a.
2003-12-05 02:59:55 +01:00
|
|
|
|
* Limited support for Mapping Symbols as specified in the ARM ELF
|
|
|
|
|
|
specification has been added to the arm assembler.
|
2003-11-14 09:21:02 +01:00
|
|
|
|
|
* config/tc-arm.texi (struct reg_entry): Add new field 'builtin'.
(rn_table, iwmmxt_table, cp_table, cn_table, fn_table, sn_table,
dn_table, mav_mvf_table, mac_mvd_table, mav_mvfx_table,
mav_mvax_table, mav_dspc_table): Initialise new field.
(insert_reg_alias): Initialise new field.
(md_pseudo_table): Add "unreq" entry.
(s_unreq): New function: Undo the effects of a previous .req.
* doc/c-arm.texi: Document new pseudo op.
* NEWS: Mention new feature.
* testsuite/gas/arm/req.s: New test file. Check .req and .unreq psuedo ops.
* testsuite/gas/arm/req.l: Expected error output from req.s test.
* testsuite/gas/arm/copro.d: Set target architecture for objdump so that the
test will work on architectures which cannot encode higher arm architecture
types in their file headers.
* testsuite/gas/arm/arm.exp: Run new req.s test.
Skip thumb instruction test for PE targets which do not support
thumb relocations.
* testsuite/gas/elf/elf.exp: Skip special handling of section2 test for XScale
targets - it is no longer needed.
2003-11-06 16:30:05 +01:00
|
|
|
|
* On ARM architectures, added a new gas directive ".unreq" that undoes
|
|
|
|
|
|
definitions created by ".req".
|
|
|
|
|
|
|
2003-10-21 15:28:59 +02:00
|
|
|
|
* Support for Motorola ColdFire MCF528x added.
|
|
|
|
|
|
|
2003-10-08 16:37:20 +02:00
|
|
|
|
* Added --gstabs+ switch to enable the generation of STABS debug format
|
|
|
|
|
|
information with GNU extensions.
|
2012-03-13 17:59:57 +01:00
|
|
|
|
|
2003-09-30 18:47:02 +02:00
|
|
|
|
* Added support for MIPS64 Release 2.
|
|
|
|
|
|
|
2003-09-04 13:04:38 +02:00
|
|
|
|
* Added support for v850e1.
|
|
|
|
|
|
|
2003-06-10 08:46:34 +02:00
|
|
|
|
* Added -n switch for x86 assembler. By default, x86 GAS replaces
|
|
|
|
|
|
multiple nop instructions used for alignment within code sections
|
|
|
|
|
|
with multi-byte nop instructions such as leal 0(%esi,1),%esi. This
|
|
|
|
|
|
switch disables the optimization.
|
|
|
|
|
|
|
2004-01-09 03:34:04 +01:00
|
|
|
|
* Removed -n option from MIPS assembler. It was not useful, and confused the
|
|
|
|
|
|
existing -non_shared option.
|
|
|
|
|
|
|
2003-09-30 18:44:04 +02:00
|
|
|
|
Changes in 2.14:
|
|
|
|
|
|
|
2003-04-26 03:35:58 +02:00
|
|
|
|
* Added support for MIPS32 Release 2.
|
|
|
|
|
|
|
2003-04-03 09:37:41 +02:00
|
|
|
|
* Added support for Xtensa architecture.
|
|
|
|
|
|
|
2003-03-25 21:56:01 +01:00
|
|
|
|
* Support for Intel's iWMMXt processor (an ARM variant) added.
|
|
|
|
|
|
|
2003-02-21 20:05:02 +01:00
|
|
|
|
* An assembler test generator has been contributed and an example file that
|
|
|
|
|
|
uses it (gas/testsuite/gas/all/test-gen.c and test-exmaple.c).
|
2012-03-13 17:59:57 +01:00
|
|
|
|
|
2003-01-23 19:50:57 +01:00
|
|
|
|
* Support for SH2E added.
|
|
|
|
|
|
|
2002-12-02 16:42:15 +01:00
|
|
|
|
* GASP has now been removed.
|
|
|
|
|
|
|
2002-09-11 16:42:45 +02:00
|
|
|
|
* Support for Texas Instruments TMS320C4x and TMS320C3x series of
|
|
|
|
|
|
DSP's contributed by Michael Hayes and Svein E. Seldal.
|
2012-03-13 17:59:57 +01:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Support for the Ubicom IP2xxx microcontroller added.
|
|
|
|
|
|
|
2002-07-16 09:58:34 +02:00
|
|
|
|
Changes in 2.13:
|
|
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Support for the Fujitsu FRV architecture added by Red Hat. Models for FR400
|
|
|
|
|
|
and FR500 included.
|
2002-06-18 23:15:21 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Support for DLX processor added.
|
2002-05-28 16:20:42 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* GASP has now been deprecated and will be removed in a future release. Use
|
|
|
|
|
|
the macro facilities in GAS instead.
|
2002-02-21 17:51:00 +01:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* GASP now correctly parses floating point numbers. Unless the base is
|
|
|
|
|
|
explicitly specified, they are interpreted as decimal numbers regardless of
|
|
|
|
|
|
the currently specified base.
|
2002-02-13 09:59:26 +01:00
|
|
|
|
|
2002-02-20 11:46:54 +01:00
|
|
|
|
Changes in 2.12:
|
|
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Support for Don Knuth's MMIX, by Hans-Peter Nilsson.
|
2002-02-15 05:04:03 +01:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Support for the OpenRISC 32-bit embedded processor by OpenCores.
|
2002-01-31 18:33:08 +01:00
|
|
|
|
|
2012-03-13 17:59:57 +01:00
|
|
|
|
* The ARM assembler now accepts -march=..., -mcpu=... and -mfpu=... for
|
|
|
|
|
|
specifying the target instruction set. The old method of specifying the
|
2002-07-19 09:52:40 +02:00
|
|
|
|
target processor has been deprecated, but is still accepted for
|
|
|
|
|
|
compatibility.
|
* NEWS: Mention new ARM command-line options and VFP support.
* config/tc-arm.c (ARM_CEXT_XSCALE): Replaces ARM_EXT_XSCALE. All
uses changed.
(ARM_CEXT_MAVERICK): Similarly.
(ARM_ANY): Now means any core instruction.
(CPU_DEFAULT): Default to ARM_ANY.
(uses_apcs_26, atcps, support_interwork, uses_apcs_float)
(pic_code): Declare for all object types. Make type int.
(legacy_cpu, legacy_fpu, mcpu_cpu_opt, mcpu_fpu_opt, march_cpu_opt)
(march_fpu_opt, mfpu_opt): Declare.
(md_longopts): Tidy up conditional definitions.
(arm_opts, arm_cpus, arm_archs, arm_fpus, arm_extensions)
(arm_long_opts): New tables.
(arm_parse_cpu, arm_parse_arch, arm_parse_fpu): New functions.
(arm_parse_extension): New function.
(md_parse_option): Rewrite using new table-driven system.
(md_show_usage): Use new table-driven system.
(md_begin): Calculate cpu_variant from command line option data.
* doc/as.texinfo (ARM ISA options): Docuement new ARM-specific
command-line options.
* doc/c-arm.texi: Likewise.
Testsuite:
* gas/arm/vfp1.d: Use new command-line options.
* gas/arm/vfp1xD.d: Likewise.
* gas/arm/arm.exp (vfp-bad): Likewise.
* gas/arm/maverick.d: Likewise.
2002-01-18 18:01:55 +01:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Support for the VFP floating-point instruction set has been added to
|
|
|
|
|
|
the ARM assembler.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* New psuedo op: .incbin to include a set of binary data at a given point
|
|
|
|
|
|
in the assembly. Contributed by Anders Norlander.
|
2001-07-09 10:19:18 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* The MIPS assembler now accepts -march/-mtune. -mcpu has been deprecated
|
|
|
|
|
|
but still works for compatability.
|
2001-06-29 23:27:43 +02:00
|
|
|
|
|
2012-03-13 17:59:57 +01:00
|
|
|
|
* The MIPS assembler no longer issues a warning by default when it
|
2018-07-02 12:18:24 +02:00
|
|
|
|
generates a nop instruction from a macro. The new command-line option
|
2002-07-19 09:52:40 +02:00
|
|
|
|
-n will turn on the warning.
|
2001-06-11 22:40:36 +02:00
|
|
|
|
|
2000-04-25 22:54:41 +02:00
|
|
|
|
Changes in 2.11:
|
|
|
|
|
|
|
2002-07-31 11:59:03 +02:00
|
|
|
|
* Support for PDP-11 and 2.11BSD a.out format, by Lars Brinkhoff.
|
|
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* x86 gas now supports the full Pentium4 instruction set.
|
2001-01-04 22:27:56 +01:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Support for AMD x86-64 architecture, by Jan Hubicka, SuSE Labs.
|
2000-12-30 19:05:10 +01:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Support for Motorola 68HC11 and 68HC12.
|
2000-08-08 23:40:33 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Support for Texas Instruments TMS320C54x (tic54x).
|
2000-06-20 15:52:32 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Support for IA-64.
|
2000-04-25 22:54:41 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Support for i860, by Jason Eckhardt.
|
2000-08-14 20:50:13 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Support for CRIS (Axis Communications ETRAX series).
|
2000-08-24 19:42:52 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* x86 gas has a new .arch pseudo op to specify the target CPU architecture.
|
2000-05-13 14:49:55 +02:00
|
|
|
|
|
2018-07-02 12:18:24 +02:00
|
|
|
|
* x86 gas -q command-line option quietens warnings about register size changes
|
2002-07-19 09:52:40 +02:00
|
|
|
|
due to suffix, indirect jmp/call without `*', stand-alone prefixes, and
|
|
|
|
|
|
translating various deprecated floating point instructions.
|
2000-05-13 14:49:55 +02:00
|
|
|
|
|
1999-05-03 09:29:11 +02:00
|
|
|
|
Changes in 2.10:
|
|
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Support for the ARM msr instruction was changed to only allow an immediate
|
|
|
|
|
|
operand when altering the flags field.
|
2000-09-08 23:05:06 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Support for ATMEL AVR.
|
2000-03-27 10:39:14 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Support for IBM 370 ELF. Somewhat experimental.
|
2000-02-24 02:40:42 +01:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Support for numbers with suffixes.
|
2000-02-08 15:13:57 +01:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Added support for breaking to the end of repeat loops.
|
2000-02-23 17:01:21 +01:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Added support for parallel instruction syntax (DOUBLEBAR_PARALLEL).
|
2000-02-23 17:01:21 +01:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* New .elseif pseudo-op added.
|
2000-02-08 15:13:57 +01:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* New --fatal-warnings option.
|
1999-10-11 06:10:04 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* picoJava architecture support added.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Motorola MCore 210 processor support added.
|
1999-09-04 19:29:22 +02:00
|
|
|
|
|
2012-03-13 17:59:57 +01:00
|
|
|
|
* A new pseudo-op .intel_syntax has been implemented to allow gas to parse i386
|
2002-07-19 09:52:40 +02:00
|
|
|
|
assembly programs with intel syntax.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* New pseudo-ops .func,.endfunc to aid in debugging user-written assembler code.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Added -gdwarf2 option to generate DWARF 2 debugging information.
|
1999-09-04 19:29:22 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Full 16-bit mode support for i386.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2012-03-13 17:59:57 +01:00
|
|
|
|
* Greatly improved instruction operand checking for i386. This change will
|
2002-07-19 09:52:40 +02:00
|
|
|
|
produce errors or warnings on incorrect assembly code that previous versions
|
|
|
|
|
|
of gas accepted. If you get unexpected messages from code that worked with
|
|
|
|
|
|
older versions of gas, please double check the code before reporting a bug.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Weak symbol support added for COFF targets.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Mitsubishi D30V support added.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Texas Instruments c80 (tms320c80) support added.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* i960 ELF support added.
|
1999-05-27 23:57:48 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* ARM ELF support added.
|
2000-05-29 20:18:42 +02:00
|
|
|
|
|
1999-05-03 09:29:11 +02:00
|
|
|
|
Changes in 2.9:
|
|
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Texas Instruments c30 (tms320c30) support added.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2012-03-13 17:59:57 +01:00
|
|
|
|
* The assembler now optimizes the exception frame information generated by egcs
|
2002-07-19 09:52:40 +02:00
|
|
|
|
and gcc 2.8. The new --traditional-format option disables this optimization.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Added --gstabs option to generate stabs debugging information.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2012-03-13 17:59:57 +01:00
|
|
|
|
* The -a option takes a new suboption, m (e.g., -alm) to expand macros in a
|
2002-07-19 09:52:40 +02:00
|
|
|
|
listing.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Added -MD option to print dependencies.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
|
|
|
|
|
Changes in 2.8:
|
|
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* BeOS support added.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* MIPS16 support added.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Motorola ColdFire 5200 support added (configure for m68k and use -m5200).
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Alpha/VMS support added.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* m68k options --base-size-default-16, --base-size-default-32,
|
|
|
|
|
|
--disp-size-default-16, and --disp-size-default-32 added.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* The alignment directives now take an optional third argument, which is the
|
|
|
|
|
|
maximum number of bytes to skip. If doing the alignment would require
|
|
|
|
|
|
skipping more than the given number of bytes, the alignment is not done at
|
|
|
|
|
|
all.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* The ELF assembler has a new pseudo-op, .symver, used for symbol versioning.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* The -a option takes a new suboption, c (e.g., -alc), to skip false
|
|
|
|
|
|
conditionals in listings.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Added new pseudo-op, .equiv; it's like .equ, except that it is an error if
|
|
|
|
|
|
the symbol is already defined.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
|
|
|
|
|
Changes in 2.7:
|
|
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* The PowerPC assembler now allows the use of symbolic register names (r0,
|
|
|
|
|
|
etc.) if -mregnames is used. Symbolic names preceded by a '%' (%r0, etc.)
|
|
|
|
|
|
can be used any time. PowerPC 860 move to/from SPR instructions have been
|
|
|
|
|
|
added.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Alpha Linux (ELF) support added.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* PowerPC ELF support added.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* m68k Linux (ELF) support added.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* i960 Hx/Jx support added.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* i386/PowerPC gnu-win32 support added.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* SCO ELF support added. For OpenServer 5 targets (i386-unknown-sco3.2v5) the
|
|
|
|
|
|
default is to build COFF-only support. To get a set of tools that generate
|
2012-03-13 17:59:57 +01:00
|
|
|
|
ELF (they'll understand both COFF and ELF), you must configure with
|
2002-07-19 09:52:40 +02:00
|
|
|
|
target=i386-unknown-sco3.2v5elf.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* m88k-motorola-sysv3* support added.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
|
|
|
|
|
Changes in 2.6:
|
|
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Gas now directly supports macros, without requiring GASP.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Gas now has an MRI assembler compatibility mode. Use -M or --mri to select
|
|
|
|
|
|
MRI mode. The pseudo-op ``.mri 1'' will switch into the MRI mode until the
|
|
|
|
|
|
``.mri 0'' is seen; this can be convenient for inline assembler code.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Added --defsym SYM=VALUE option.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Added -mips4 support to MIPS assembler.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Added PIC support to Solaris and SPARC SunOS 4 assembler.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
|
|
|
|
|
Changes in 2.4:
|
|
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Converted this directory to use an autoconf-generated configure script.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* ARM support, from Richard Earnshaw.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Updated VMS support, from Pat Rankin, including considerably improved
|
|
|
|
|
|
debugging support.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Support for the control registers in the 68060.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Handles (ignores) a new directive ".this_GCC_requires_the_GNU_assembler", to
|
2012-03-13 17:59:57 +01:00
|
|
|
|
provide for possible future gcc changes, for targets where gas provides some
|
|
|
|
|
|
features not available in the native assembler. If the native assembler is
|
2002-07-19 09:52:40 +02:00
|
|
|
|
used, it should become obvious pretty quickly what the problem is.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Usage message is available with "--help".
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2012-03-13 17:59:57 +01:00
|
|
|
|
* The GNU Assembler Preprocessor (gasp) is included. (Actually, it was in 2.3
|
2002-07-19 09:52:40 +02:00
|
|
|
|
also, but didn't get into the NEWS file.)
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Weak symbol support for a.out.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2012-03-13 17:59:57 +01:00
|
|
|
|
* A bug in the listing code which could cause an infinite loop has been fixed.
|
2002-07-19 09:52:40 +02:00
|
|
|
|
Bugs in listings when generating a COFF object file have also been fixed.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Initial i386-svr4 PIC implementation from Eric Youngdale, based on code by
|
|
|
|
|
|
Paul Kranenburg.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Improved Alpha support. Immediate constants can have a much larger range
|
|
|
|
|
|
now. Support for the 21164 has been contributed by Digital.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Updated ns32k (pc532-mach, netbsd532) support from Ian Dall.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
|
|
|
|
|
Changes in 2.3:
|
|
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Mach i386 support, by David Mackenzie and Ken Raeburn.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* RS/6000 and PowerPC support by Ian Taylor.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* VMS command scripts (make-gas.com, config-gas.com) have been worked on a bit,
|
|
|
|
|
|
based on mail received from various people. The `-h#' option should work
|
|
|
|
|
|
again too.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* HP-PA work, by Jeff Law. Note, for the PA, gas-2.3 has been designed to work
|
2012-03-13 17:59:57 +01:00
|
|
|
|
with gdb-4.12 and gcc-2.6. As gcc-2.6 has not been released yet, a special
|
2002-07-19 09:52:40 +02:00
|
|
|
|
version of gcc-2.5.8 has been patched to work with gas-2.3. You can retrieve
|
|
|
|
|
|
this special version of gcc-2.5.8 via anonymous ftp from jaguar.cs.utah.edu
|
|
|
|
|
|
in the "dist" directory.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Vax support in gas fixed for BSD, so it builds and seems to run a couple
|
|
|
|
|
|
simple tests okay. I haven't put it through extensive testing. (GNU make is
|
|
|
|
|
|
currently required for BSD 4.3 builds.)
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2012-03-13 17:59:57 +01:00
|
|
|
|
* Support for the DEC Alpha, running OSF/1 (ECOFF format). The gas support is
|
2002-07-19 09:52:40 +02:00
|
|
|
|
based on code donated by CMU, which used an a.out-based format. I'm afraid
|
|
|
|
|
|
the alpha-a.out support is pretty badly mangled, and much of it removed;
|
|
|
|
|
|
making it work will require rewriting it as BFD support for the format anyways.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Irix 5 support.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2012-03-13 17:59:57 +01:00
|
|
|
|
* The test suites have been fixed up a bit, so that they should work with a
|
2002-07-19 09:52:40 +02:00
|
|
|
|
couple different versions of expect and dejagnu.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2012-03-13 17:59:57 +01:00
|
|
|
|
* Symbols' values are now handled internally as expressions, permitting more
|
|
|
|
|
|
flexibility in evaluating them in some cases. Some details of relocation
|
2002-07-19 09:52:40 +02:00
|
|
|
|
handling have also changed, and simple constant pool management has been
|
|
|
|
|
|
added, to make the Alpha port easier.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* New option "--statistics" for printing out program run times. This is
|
|
|
|
|
|
intended to be used with the gcc "-Q" option, which prints out times spent in
|
|
|
|
|
|
various phases of compilation. (You should be able to get all of them
|
|
|
|
|
|
printed out with "gcc -Q -Wa,--statistics", I think.)
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
|
|
|
|
|
Changes in 2.2:
|
|
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* RS/6000 AIX and MIPS SGI Irix 5 support has been added.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2012-03-13 17:59:57 +01:00
|
|
|
|
* Configurations that are still in development (and therefore are convenient to
|
|
|
|
|
|
have listed in configure.in) still get rejected without a minor change to
|
2002-07-19 09:52:40 +02:00
|
|
|
|
gas/Makefile.in, so people not doing development work shouldn't get the
|
|
|
|
|
|
impression that support for such configurations is actually believed to be
|
|
|
|
|
|
reliable.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2012-03-13 17:59:57 +01:00
|
|
|
|
* The program name (usually "as") is printed when a fatal error message is
|
2002-07-19 09:52:40 +02:00
|
|
|
|
displayed. This should prevent some confusion about the source of occasional
|
|
|
|
|
|
messages about "internal errors".
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2012-03-13 17:59:57 +01:00
|
|
|
|
* ELF support is falling into place. Support for the 386 should be working.
|
2002-07-19 09:52:40 +02:00
|
|
|
|
Support for SPARC Solaris is in. HPPA support from Utah is being integrated.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Symbol values are maintained as expressions instead of being immediately
|
|
|
|
|
|
boiled down to add-symbol, sub-symbol, and constant. This permits slightly
|
|
|
|
|
|
more complex calculations involving symbols whose values are not alreadey
|
|
|
|
|
|
known.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* DBX-style debugging info ("stabs") is now supported for COFF formats.
|
2012-03-13 17:59:57 +01:00
|
|
|
|
If any stabs directives are seen in the source, GAS will create two new
|
|
|
|
|
|
sections: a ".stab" and a ".stabstr" section. The format of the .stab
|
2002-07-19 09:52:40 +02:00
|
|
|
|
section is nearly identical to the a.out symbol format, and .stabstr is
|
|
|
|
|
|
its string table. For this to be useful, you must have configured GCC
|
|
|
|
|
|
to generate stabs (by defining DBX_DEBUGGING_INFO), and must have a GDB
|
|
|
|
|
|
that can use the stab sections (4.11 or later).
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2012-03-13 17:59:57 +01:00
|
|
|
|
* LynxOS, on i386 and m68k platforms, is now supported. SPARC LynxOS
|
2002-07-19 09:52:40 +02:00
|
|
|
|
support is in progress.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
|
|
|
|
|
Changes in 2.1:
|
|
|
|
|
|
|
2012-03-13 17:59:57 +01:00
|
|
|
|
* Several small fixes for i386-aix (PS/2) support from Minh Tran-Le have been
|
2002-07-19 09:52:40 +02:00
|
|
|
|
incorporated, but not well tested yet.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2012-03-13 17:59:57 +01:00
|
|
|
|
* Altered the opcode table split for m68k; it should require less VM to compile
|
2002-07-19 09:52:40 +02:00
|
|
|
|
with gcc now.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Some minor adjustments to add (Convergent Technologies') Miniframe support,
|
|
|
|
|
|
suggested by Ronald Cole.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* HPPA support (running OSF only, not HPUX) has been contributed by Utah. This
|
|
|
|
|
|
includes improved ELF support, which I've started adapting for SPARC Solaris
|
|
|
|
|
|
2.x. Integration isn't completely, so it probably won't work.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* HP9000/300 support, donated by HP, has been merged in.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Ian Taylor has finished the MIPS ECOFF (Ultrix, Irix) support.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Better error messages for unsupported configurations (e.g., hppa-hpux).
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Test suite framework is starting to become reasonable.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
|
|
|
|
|
Changes in 2.0:
|
|
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Mostly bug fixes.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Some more merging of BFD and ELF code, but ELF still doesn't work.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
|
|
|
|
|
Changes in 1.94:
|
|
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* BFD merge is partly done. Adventurous souls may try giving configure the
|
|
|
|
|
|
"--with-bfd-assembler" option. Currently, ELF format requires it, a.out
|
|
|
|
|
|
format accepts it; SPARC CPU accepts it. It's the default only for OS "elf"
|
|
|
|
|
|
or "solaris". (ELF isn't really supported yet. It needs work. I've got
|
|
|
|
|
|
some code from Utah for HP-PA ELF, and from DG for m88k ELF, but they're not
|
|
|
|
|
|
fully merged yet.)
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* The 68K opcode table has been split in half. It should now compile under gcc
|
|
|
|
|
|
without consuming ridiculous amounts of memory.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* A couple data structures have been reduced in size. This should result in
|
|
|
|
|
|
saving a little bit of space at runtime.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Support for MIPS, from OSF and Ralph Campbell, has been merged in. The OSF
|
|
|
|
|
|
code provided ROSE format support, which I haven't merged in yet. (I can
|
|
|
|
|
|
make it available, if anyone wants to try it out.) Ralph's code, for BSD
|
|
|
|
|
|
4.4, supports a.out format. We don't have ECOFF support in just yet; it's
|
|
|
|
|
|
coming.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Support for the Hitachi H8/500 has been added.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* VMS host and target support should be working now, thanks chiefly to Eric
|
|
|
|
|
|
Youngdale.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
|
|
|
|
|
Changes in 1.93.01:
|
|
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* For m68k, support for more processors has been added: 68040, CPU32, 68851.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* For i386, .align is now power-of-two; was number-of-bytes.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* For m68k, "%" is now accepted before register names. For COFF format, which
|
|
|
|
|
|
doesn't use underscore prefixes for C labels, it is required, so variable "a0"
|
|
|
|
|
|
can be distinguished from the register.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
2002-07-19 09:52:40 +02:00
|
|
|
|
* Last public release was 1.38. Lots of configuration changes since then, lots
|
|
|
|
|
|
of new CPUs and formats, lots of bugs fixed.
|
1999-05-03 09:29:11 +02:00
|
|
|
|
|
|
|
|
|
|
|
2020-01-01 08:57:01 +01:00
|
|
|
|
Copyright (C) 2012-2020 Free Software Foundation, Inc.
|
2012-12-17 17:56:12 +01:00
|
|
|
|
|
|
|
|
|
|
Copying and distribution of this file, with or without modification,
|
|
|
|
|
|
are permitted in any medium without royalty provided the copyright
|
|
|
|
|
|
notice and this notice are preserved.
|
|
|
|
|
|
|
1999-05-03 09:29:11 +02:00
|
|
|
|
Local variables:
|
|
|
|
|
|
fill-column: 79
|
|
|
|
|
|
End:
|